This website requires JavaScript.
Explore
Help
Sign In
riscv
/
OpenFPGA
mirror of
https://github.com/lnis-uofu/OpenFPGA.git
Watch
1
Star
0
Fork
You've already forked OpenFPGA
0
Code
Issues
Projects
Releases
Wiki
Activity
synth_verilog_test_deployment
OpenFPGA
/
vpr
History
tangxifan
3513966078
[Tool] Borrow a quick fix from the VPR pull request
https://github.com/verilog-to-routing/vtr-verilog-to-routing/pull/1656/files
2021-02-04 17:30:49 -07:00
..
scripts
add vpr8 libs and core engine for further integration
2020-01-03 16:14:42 -07:00
src
[Tool] Borrow a quick fix from the VPR pull request
https://github.com/verilog-to-routing/vtr-verilog-to-routing/pull/1656/files
2021-02-04 17:30:49 -07:00
test
add vpr8 libs and core engine for further integration
2020-01-03 16:14:42 -07:00
CMakeLists.txt
remove obselete codes and update regression tests
2020-07-04 17:31:34 -06:00
main.ui
add vpr8 libs and core engine for further integration
2020-01-03 16:14:42 -07:00
valgrind.supp
bring RRGraph object and writer online
2020-01-31 16:39:40 -07:00