riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
OpenFPGA/vpr
History
tangxifan e220ddc9cd
Merge pull request #697 from antmicro/vpr-param-handling 
VPR: validate EBLIF parameters and fix them in verilog netlist writer
 		2022-06-30 11:06:57 -07:00
..
scripts add vpr8 libs and core engine for further integration 2020-01-03 16:14:42 -07:00
src Merge pull request #697 from antmicro/vpr-param-handling 2022-06-30 11:06:57 -07:00
test add vpr8 libs and core engine for further integration 2020-01-03 16:14:42 -07:00
CMakeLists.txt remove obselete codes and update regression tests 2020-07-04 17:31:34 -06:00
main.ui add vpr8 libs and core engine for further integration 2020-01-03 16:14:42 -07:00
valgrind.supp bring RRGraph object and writer online 2020-01-31 16:39:40 -07:00