OpenFPGA/openfpga_flow/misc/ys_tmpl_rewrite_flow.ys

# Rewrite the .blif to Verilog
# so that the pin sequence matches
read_blif rewritten_${OUTPUT_BLIF}
write_verilog ${OUTPUT_VERILOG}