This website requires JavaScript.
Explore
Help
Sign In
riscv
/
OpenFPGA
mirror of
https://github.com/lnis-uofu/OpenFPGA.git
Watch
1
Star
0
Fork
You've already forked OpenFPGA
0
Code
Issues
Projects
Releases
Wiki
Activity
master
OpenFPGA
/
openfpga_flow
/
benchmarks
/
micro_benchmark
/
and2
History
Aram Kostanyan
b332a5a1b4
Added 'basic_tests/verific_test' test-case.
2021-11-01 18:20:57 +05:00
..
and2.act
update microbenchmark and2 module name
2020-04-20 13:37:39 -06:00
and2.blif
update microbenchmark and2 module name
2020-04-20 13:37:39 -06:00
and2.eblif
[Script, Benchmark, Test] Now use circuit format in openfpga shell script to specify eblif file
2021-02-04 20:20:10 -07:00
and2.v
update microbenchmark and2 module name
2020-04-20 13:37:39 -06:00
and2_frac_lut4_arith.eblif
[Benchmark] Add a dedicated eblif to test the frac lut4 arith architecture
2021-02-09 15:41:21 -07:00
and2_verific.blif
Added 'basic_tests/verific_test' test-case.
2021-11-01 18:20:57 +05:00