riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
OpenFPGA/openfpga_flow/openfpga_cell_library
History
tangxifan 958ef37a83
Merge pull request #864 from yunuseryilmaz18/master 
Update dpram16k.v, dpram_2048x8.v, and dpram1k.v
 		2022-10-30 12:16:21 -07:00
..
spice [Architecture] Reorganize the cell netlists and update architecture files accordingly 2020-09-25 11:55:28 -06:00
spice_testbench [Architecture] Reorganize the cell netlists and update architecture files accordingly 2020-09-25 11:55:28 -06:00
verilog Merge pull request #864 from yunuseryilmaz18/master 2022-10-30 12:16:21 -07:00
verilog_testbench [Architecture] Reorganize the cell netlists and update architecture files accordingly 2020-09-25 11:55:28 -06:00
Makefile [test] add regression test to validate compilation of openfpga cell library files 2022-05-09 16:00:51 +08:00
verilog_sources.f [test] add regression test to validate compilation of openfpga cell library files 2022-05-09 16:00:51 +08:00