This website requires JavaScript.
Explore
Help
Sign In
riscv
/
OpenFPGA
mirror of
https://github.com/lnis-uofu/OpenFPGA.git
Watch
1
Star
0
Fork
You've already forked OpenFPGA
0
Code
Issues
Projects
Releases
Wiki
Activity
3,851
Commits
70
Branches
8
Tags
105
MiB
fab2b069f0
Commit Graph
3 Commits
Author
SHA1
Message
Date
tangxifan
73461971d2
[Tool] Bug fix for printing single-bit ports in Verilog netlists
2021-02-28 16:12:57 -07:00
tangxifan
2712c354a9
now physical pb_port binding support multiple ports
2020-08-18 12:38:56 -06:00
tangxifan
3ace7f8ef7
move generic data structures to openfpgautil library
2020-01-16 13:26:55 -07:00