Lalit Sharma
|
9cee60ddbf
|
deleting yosys local folder to replace it with corresponding yosys sub-module
|
2020-12-07 23:52:20 -08:00 |
Laboratory for Nano Integrated Systems (LNIS)
|
c5d9bac126
|
Merge pull request #150 from lnis-uofu/dev
Misc Updates
|
2020-12-06 15:44:37 -07:00 |
tangxifan
|
d11a3d9fef
|
[Tool] Avoid outputting signal initialization codes because they are bulky
|
2020-12-06 14:29:16 -07:00 |
|
tangxifan
|
cb2bd2e31c
|
[Tool] Remove register ports for mini local encoders (1-bit data out)
|
2020-12-06 14:21:54 -07:00 |
|
Laboratory for Nano Integrated Systems (LNIS)
|
2eaff52c13
|
Merge pull request #149 from lnis-uofu/dev
Netlist/Module size Reduction for Routing Multiplexers
|
2020-12-05 13:44:20 -07:00 |
|
tangxifan
|
6bdfcb0147
|
[Tool] Bug fix for unifying mux primitive modules. Include memory size in the naming
|
2020-12-05 12:44:09 -07:00 |
|
tangxifan
|
6f18688f0e
|
[Tool] Now routing multiplexer in the same circuit model (regardless or input sizes) can share the same primitive module
|
2020-12-05 10:53:01 -07:00 |
|
Laboratory for Nano Integrated Systems (LNIS)
|
e1563c93d8
|
Merge pull request #148 from lnis-uofu/dev
Organize Routing Multiplexer Verilog Netlist
|
2020-12-05 09:34:49 -07:00 |
|
tangxifan
|
0da92ad888
|
[Tool] Split MUX Verilog netlist into two separated files: one contains only primitives while the other contains the top-level modules
|
2020-12-04 22:16:51 -07:00 |
|
Laboratory for Nano Integrated Systems (LNIS)
|
09fa83ddfc
|
Merge pull request #147 from lnis-uofu/dev
Support I/O tiles in the center part of FPGA grid layout
|
2020-12-04 19:30:31 -07:00 |
|
tangxifan
|
b717903ca1
|
[CI] Deploy new test to CI
|
2020-12-04 18:51:30 -07:00 |
|
tangxifan
|
5be9e9b736
|
[Tool] Adapted tools to support I/O in center grid
|
2020-12-04 18:50:13 -07:00 |
|
tangxifan
|
6001da3a40
|
[Arch] Bug fix in tileable I/O arch example
|
2020-12-04 17:56:54 -07:00 |
|
tangxifan
|
73aaa261d8
|
[Tool] Relax the IO restriction in pb_pin post-routing packing fix-up
|
2020-12-04 17:55:25 -07:00 |
|
tangxifan
|
95c9e19901
|
[Tool] Tileable rr_graph now accept I/Os in center grid
|
2020-12-04 17:43:35 -07:00 |
|
tangxifan
|
1d0bdcfeca
|
[Arch] Simplify the grid layout modeling
|
2020-12-04 17:38:44 -07:00 |
|
tangxifan
|
7206cafc0e
|
[Tool] Minor bug fix
|
2020-12-04 17:18:02 -07:00 |
|
tangxifan
|
1c3f625e41
|
[Arch] Force empty tiles at corners for tileable I/O arch example
|
2020-12-04 17:11:06 -07:00 |
|
tangxifan
|
29fd13a42a
|
[Tool] Relax restrictions on I/O location in tileable rr_graph builder
|
2020-12-04 17:07:01 -07:00 |
|
tangxifan
|
0cb8457e21
|
[Test] Add test case for tileable I/O
|
2020-12-04 16:02:47 -07:00 |
|
tangxifan
|
186eb0f0a4
|
[Arch] Add tileable I/O architecture example
|
2020-12-04 15:59:39 -07:00 |
|
Laboratory for Nano Integrated Systems (LNIS)
|
f2e5261d80
|
Merge pull request #146 from lnis-uofu/dev
Bug fix in LUT circuit model documentation
|
2020-12-04 15:49:05 -07:00 |
|
tangxifan
|
406edeec89
|
[Doc] Typo fix
|
2020-12-04 15:07:02 -07:00 |
|
tangxifan
|
4fe190fa7e
|
[Doc] Bug fix in LUT circuit model documentation
|
2020-12-04 14:44:27 -07:00 |
ganeshgore
|
289d9d2169
|
[Bugfix] Honors yosys_tmpl parameter in flow script
|
2020-12-03 12:24:24 -07:00 |
|
Laboratory for Nano Integrated Systems (LNIS)
|
3caf696422
|
Merge pull request #144 from lnis-uofu/dev
Force the number of simulation clock cycles to be >= 2 to avoid false-positive self-testing in testbenches
|
2020-12-03 09:57:19 -07:00 |
|
tangxifan
|
4aa6264b1c
|
[Tool] Rework simulation time period to be sync with actual stimuli
|
2020-12-02 22:58:13 -07:00 |
|
tangxifan
|
b661c39b04
|
[Tool] Force the number of simulation clock cycles to be >= 2 to avoid false-positive self-testing in testbenches
|
2020-12-02 19:36:36 -07:00 |
|
tangxifan
|
d71f0537bc
|
Merge pull request #143 from lnis-uofu/dev
Critical Bug fix in the XML Syntax when Defining Default Values for A Global Tile Port
|
2020-12-02 18:41:25 -07:00 |
|
tangxifan
|
412fb5bb31
|
[Arch] Bug fix due to valid default value parser
|
2020-12-02 17:51:50 -07:00 |
|
tangxifan
|
8350b0f911
|
[Doc] Update documentation about default value definition in tile annotation
|
2020-12-02 17:08:34 -07:00 |
|
tangxifan
|
d195b9e32c
|
[Tool] Bug fix in XML syntax to define default values for a global tile port
|
2020-12-02 17:03:48 -07:00 |
|
Laboratory for Nano Integrated Systems (LNIS)
|
621f989c9b
|
Merge pull request #141 from LNIS-Projects/dev
Add a Test Case to CI which defines global reset port through tile port in VPR architecture
|
2020-12-01 08:41:57 -07:00 |
|
tangxifan
|
290ff028cd
|
[Test] Add global_tile_reset test case to CI
|
2020-11-30 18:12:47 -07:00 |
|
tangxifan
|
179b0ce304
|
[Test] Use formal verification method to reduce the runtime of iverilog simulation for global tile
|
2020-11-30 18:11:47 -07:00 |
|
tangxifan
|
c7604ab94f
|
[Arch] Bug fix due to prog_reset port name conflicting with reserved words of OpenFPGA
|
2020-11-30 18:02:00 -07:00 |
|
tangxifan
|
ff53d2c375
|
[HDL] Add new Scan-chain DFF cell
|
2020-11-30 17:54:10 -07:00 |
|
tangxifan
|
ad703ad85b
|
[HDL] Add new gpio cell with protection circuitry
|
2020-11-30 17:52:39 -07:00 |
|
tangxifan
|
27a480b5f8
|
[Test] arch name fix in the test case
|
2020-11-30 17:45:54 -07:00 |
|
tangxifan
|
7a0a3398d4
|
[Arch] Add new architecture to test global reset ports defined thru tile ports
|
2020-11-30 17:43:41 -07:00 |
|
tangxifan
|
a1d3b439d3
|
[Test] Add a new test case to define a global reset port from a global tile port
|
2020-11-30 17:19:12 -07:00 |
|
Laboratory for Nano Integrated Systems (LNIS)
|
74828ee9ec
|
Merge pull request #139 from LNIS-Projects/dev
Update README with latest Github Action badge
|
2020-11-30 13:24:19 -07:00 |
|
tangxifan
|
fc79e83e44
|
[Doc] Update README with latest Github Action badge
|
2020-11-30 11:57:08 -07:00 |
|
Laboratory for Nano Integrated Systems (LNIS)
|
8fde74542a
|
Merge pull request #135 from LNIS-Projects/dev
Support on Native Fracturable LUT Design
|
2020-11-26 13:55:37 -07:00 |
|
tangxifan
|
cc0114459a
|
[Doc] Enrich examples for LUT circuit models
|
2020-11-26 13:03:12 -07:00 |
|
tangxifan
|
62e804215b
|
[Doc] Add svg figures for LUT examples
|
2020-11-26 12:35:39 -07:00 |
|
tangxifan
|
dc5e2c99af
|
[Test] Add native fracturable LUT4 test to CI
|
2020-11-25 23:02:18 -07:00 |
|
tangxifan
|
3a708cff21
|
[Tool] Bug fix to enable nature fracturable LUT design
|
2020-11-25 23:01:18 -07:00 |
|
tangxifan
|
a60bd4d14a
|
[Arch] Bug fix in nature fracturable architecture
|
2020-11-25 22:48:26 -07:00 |
|
ganeshgore
|
7db030018c
|
[Bug] Fixed variable file location
|
2020-11-25 22:44:40 -07:00 |