riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
7,165 Commits 70 Branches 8 Tags 105 MiB
Commit Graph

7165 Commits

Author SHA1 Message Date
tangxifan 96f36a96dd [core] syntax 2023-09-25 16:50:30 -07:00
tangxifan ca715f4c82 [core] developing parser to support subtile port merge 2023-09-25 16:46:34 -07:00
tangxifan e345b97b84
Merge pull request #1374 from lnis-uofu/patch_update 
Pulling refs/heads/master into master
 2023-09-23 18:25:40 -07:00
github-actions[bot] d42cc1413a Updated Patch Count 2023-09-24 01:18:25 +00:00
tangxifan 80c93dd6eb
Merge pull request #1373 from lnis-uofu/xt_module_name_assistant 
New utility tool: module name assistant
 2023-09-23 18:17:54 -07:00
tangxifan a1ed277a88 [test] typo 2023-09-23 15:12:02 -07:00
tangxifan 00e1a5df11 [test] fixed some bugs 2023-09-23 12:44:47 -07:00
tangxifan 195aa7a9a8 [test] developing new test to increase coverage on module renaming 2023-09-23 12:40:20 -07:00
tangxifan edb0e687f1 [core] code format 2023-09-23 12:15:53 -07:00
tangxifan 11de8965a8 [core] fixed some bugs 2023-09-23 12:15:31 -07:00
tangxifan 860cfd53c6 [core] fixed critical bugs in renaming modules 2023-09-23 11:51:31 -07:00
tangxifan c3443a288c [doc] update doc for module rename assistant 2023-09-22 19:36:01 -07:00
tangxifan 0a94763422 [lib] add module rename assistant 2023-09-22 18:16:01 -07:00
tangxifan 278b8e2409 [lib] fixed a typo which causes outputted module name XMLs carry syntax errors 2023-09-22 17:37:27 -07:00
tangxifan 5872e4a649
Merge pull request #1372 from lnis-uofu/patch_update 
Pulling refs/heads/master into master
 2023-09-22 17:28:00 -07:00
github-actions[bot] 8ea2f3483e Updated Patch Count 2023-09-23 00:02:15 +00:00
tangxifan 5f58c60db8
Merge pull request #1370 from lnis-uofu/dependabot/submodules/yosys-934c822 
Bump yosys from `c4762d9` to `934c822`
 2023-09-22 14:00:03 -07:00
dependabot[bot] 586ff19488
Bump yosys from `c4762d9` to `934c822` 
Bumps [yosys](https://github.com/YosysHQ/yosys) from `c4762d9` to `934c822`.
- [Release notes](https://github.com/YosysHQ/yosys/releases)
- [Commits](c4762d930e...934c82254d)

---
updated-dependencies:
- dependency-name: yosys
  dependency-type: direct:production
...

Signed-off-by: dependabot[bot] <support@github.com>
 2023-09-22 06:07:37 +00:00
tangxifan 6191bed516
Merge pull request #1369 from lnis-uofu/patch_update 
Pulling refs/heads/master into master
 2023-09-21 12:04:36 -07:00
github-actions[bot] 8bc145e139 Updated Patch Count 2023-09-21 18:59:22 +00:00
tangxifan b9baff893c
Merge pull request #1367 from lnis-uofu/dependabot/submodules/yosys-c4762d9 
Bump yosys from `35a0568` to `c4762d9`
 2023-09-21 11:58:48 -07:00
tangxifan d6457489cf
Merge pull request #1366 from lnis-uofu/xt_tile_module_port 
Now use relative index to name module ports of tile modules
 2023-09-21 10:45:38 -07:00
dependabot[bot] 8ef6bf4342
Bump yosys from `35a0568` to `c4762d9` 
Bumps [yosys](https://github.com/YosysHQ/yosys) from `35a0568` to `c4762d9`.
- [Release notes](https://github.com/YosysHQ/yosys/releases)
- [Commits](35a05686c4...c4762d930e)

---
updated-dependencies:
- dependency-name: yosys
  dependency-type: direct:production
...

Signed-off-by: dependabot[bot] <support@github.com>
 2023-09-21 06:45:57 +00:00
tangxifan f3279bd885 [test] now use 4x4 fabric to check the using index netlists 2023-09-20 22:49:47 -07:00
tangxifan ca3617a029 [core] code format 2023-09-20 20:37:27 -07:00
tangxifan 1ef38b6a64 [core] now name the port of tiles using the relative index of the subblocks in each tile, rather than the unique index of subblocks across a complete fabric. This avoids all the conflicts in naming 2023-09-20 20:34:21 -07:00
tangxifan fda768bc4a
Merge pull request #1365 from lnis-uofu/dependabot/submodules/yosys-35a0568 
Bump yosys from `e2b6133` to `35a0568`
 2023-09-20 20:19:26 -07:00
dependabot[bot] 8dab580d48
Bump yosys from `e2b6133` to `35a0568` 
Bumps [yosys](https://github.com/YosysHQ/yosys) from `e2b6133` to `35a0568`.
- [Release notes](https://github.com/YosysHQ/yosys/releases)
- [Commits](e2b613355d...35a05686c4)

---
updated-dependencies:
- dependency-name: yosys
  dependency-type: direct:production
...

Signed-off-by: dependabot[bot] <support@github.com>
 2023-09-20 06:41:33 +00:00
tangxifan 6f7c28fa1d
Merge pull request #1364 from lnis-uofu/patch_update 
Pulling refs/heads/master into master
 2023-09-19 11:17:23 -07:00
github-actions[bot] 46abf16931 Updated Patch Count 2023-09-19 18:14:23 +00:00
tangxifan 90a1a8880f
Merge pull request #1363 from lnis-uofu/dependabot/submodules/yosys-e2b6133 
Bump yosys from `b84ed5d` to `e2b6133`
 2023-09-19 09:34:55 -07:00
tangxifan b264678242
Merge pull request #1361 from lnis-uofu/xt_module_naming 
Fully Customizable Module Names
 2023-09-19 09:34:30 -07:00
dependabot[bot] f21b14c1c0
Bump yosys from `b84ed5d` to `e2b6133` 
Bumps [yosys](https://github.com/YosysHQ/yosys) from `b84ed5d` to `e2b6133`.
- [Release notes](https://github.com/YosysHQ/yosys/releases)
- [Commits](b84ed5d3ad...e2b613355d)

---
updated-dependencies:
- dependency-name: yosys
  dependency-type: direct:production
...

Signed-off-by: dependabot[bot] <support@github.com>
 2023-09-19 06:53:50 +00:00
tangxifan c105b56bf0 [core] code format 2023-09-18 23:31:27 -07:00
tangxifan 43fd08a3fe [core] fixed a bug 2023-09-18 23:31:09 -07:00
tangxifan 1cf119f8d1 [doc] comment on the use of fpga_top and fpga_core 2023-09-18 20:48:06 -07:00
tangxifan 54475eb7bf
Merge branch 'master' into xt_module_naming 2023-09-18 20:44:09 -07:00
tangxifan 4d11f73471 [core] fixed a bug 2023-09-18 20:43:15 -07:00
tangxifan e49bed10ca
Merge pull request #1362 from lnis-uofu/xt_readthdocs 
Update .readthedocs.yml to check if python version causes build failures.
 2023-09-18 20:27:25 -07:00
tangxifan b52a5b7858 [doc] debugging 2023-09-18 18:31:47 -07:00
tangxifan 9cd4c8498c [doc] debugging 2023-09-18 18:08:01 -07:00
tangxifan 3217d1f57a [doc] debugging 2023-09-18 18:06:04 -07:00
tangxifan 973192e5aa [doc] update requirements 2023-09-18 18:01:45 -07:00
tangxifan 5807af97b1
Update .readthedocs.yml 2023-09-18 16:54:06 -07:00
tangxifan 0495ea67cc Merge branch 'xt_module_naming' of github.com:lnis-uofu/OpenFPGA into xt_module_naming 2023-09-18 16:40:03 -07:00
tangxifan a1e609c901 [core] fixed some bugs 2023-09-18 16:39:07 -07:00
tangxifan 56231ad08a
Merge branch 'master' into xt_module_naming 2023-09-18 15:38:19 -07:00
tangxifan 1daabb990e [core] code format 2023-09-18 15:35:13 -07:00
tangxifan 110301a2e4 [core] now tile port naming can follow index 2023-09-18 15:34:40 -07:00
tangxifan e46e58527a [core] code format 2023-09-17 23:16:38 -07:00