Commit Graph

225 Commits

Author SHA1 Message Date
tangxifan 2c269c532a [Doc] Update doc for the global port definition using physical tile port 2020-11-10 20:48:28 -07:00
tangxifan 056b7c0c79 [Doc] Update documentation about CCFF circuit model examples 2020-11-06 12:22:22 -07:00
tangxifan 55b14fa6b4 Merge branch 'master' of https://github.com/LNIS-Projects/OpenFPGA into dev 2020-11-06 10:11:38 -07:00
tangxifan 849ecc7fc0 [Doc] Add notes for using the is_data_io syntax 2020-11-05 09:30:19 -07:00
tangxifan 9bce2f3818 [Doc] Update documentation for new XML syntax "is_data_io" 2020-11-05 09:28:46 -07:00
tangxifan 032cbfb8b2
Merge pull request #113 from LNIS-Projects/dev
Multi-region support on Frame-based Configuration Protocol
2020-10-31 10:37:38 -06:00
tangxifan be7f7592ae [Doc] Update documentation about don't care bit in frame address 2020-10-30 22:13:28 -06:00
tangxifan 7e940980e1 [Doc] Update documentation about configuration regions for frame-based protocol 2020-10-30 21:52:01 -06:00
Laboratory for Nano Integrated Systems (LNIS) cd0d3dd798
Merge pull request #112 from LNIS-Projects/dev
Multi-region Memory Bank Configuration Protocol Support
2020-10-29 18:39:44 -06:00
tangxifan c2c384e24b [Doc] update documentation about memory bank definition 2020-10-29 17:04:25 -06:00
Laboratory for Nano Integrated Systems (LNIS) ff9c17cba8
Merge pull request #111 from LNIS-Projects/dev
Bug fix in tutorial due to renamed regression tests
2020-10-28 09:40:28 -06:00
tangxifan efb0162e3f [Doc] Bug fix in tutorial due to renamed regression tests 2020-10-28 08:58:19 -06:00
Laboratory for Nano Integrated Systems (LNIS) 16128f0905
Merge pull request #107 from LNIS-Projects/dev
Enable Customized Fabric Netlist Location in Verilog Testbench Generation
2020-10-12 13:47:40 -06:00
tangxifan 3aeea724de [Documentation] Update for new options in fpga-verilog 2020-10-12 12:36:24 -06:00
Laboratory for Nano Integrated Systems (LNIS) 5efe1ae77d
Merge pull request #106 from LNIS-Projects/dev
Documentation update
2020-10-10 23:16:37 -06:00
tangxifan ccaa697e5a [Documentation] Add links to technical features to examples 2020-10-10 22:40:37 -06:00
Andrew Lukefahr 00295a003f Docs: Updated note to enable VPR's GUI 2020-10-06 20:47:43 -04:00
tangxifan 800931c840 [Documentation] Add configuration protocol to technical highlights 2020-10-06 12:16:15 -06:00
tangxifan 56ab63d939 [Documentation] Fix format in table 2020-10-06 12:02:15 -06:00
tangxifan c8339fc473 [Documentation] Typo fix 2020-10-06 12:00:30 -06:00
tangxifan 113708c68f [Documentation] Reorganization the overview part by adding technical highlights 2020-10-06 11:56:10 -06:00
tangxifan 02e21d115b [Documentation] Update 3-rd party tool version requirements 2020-10-06 10:00:12 -06:00
tangxifan 67300af987 [Documentation] Update motivation with new set of figures 2020-09-29 16:52:16 -06:00
tangxifan 6817c045c2 [Documentation] Update tutorial about tooling 2020-09-29 16:24:52 -06:00
tangxifan 639d57016b [Documentation] Update documentation about the multi-region configuration 2020-09-29 15:55:42 -06:00
tangxifan 462886fb5f [Documentation] Update documentation for the multiple region support on configuration chain 2020-09-29 14:02:03 -06:00
tangxifan 94a1324f05 [Documentation] Remove deprecated XML syntax 2020-09-26 14:31:57 -06:00
tangxifan f57fd273af [Documentation] Update documentation for smart fast configuration 2020-09-23 21:28:06 -06:00
tangxifan 3d234d840b [Documentation] Update documentation for the edge triggered attribute 2020-09-23 20:31:11 -06:00
tangxifan 7a2502ddf9 [documentation] add more guidelines about the vpr-openfpga architecture annotation 2020-09-02 22:47:14 -06:00
tangxifan b5251ce5af [documentation] update motivation figure and layout licenses 2020-09-01 11:07:50 -06:00
tangxifan ac8e937a50 [Documentation] Update for default circuit model rules 2020-08-23 14:08:38 -06:00
tangxifan fb5a5a2448 [documentation] remove the limitation on through channels 2020-08-19 20:12:49 -06:00
tangxifan 47f15729ad update doc about the limitation on using tileable routing 2020-08-19 18:37:28 -06:00
tangxifan d6d17675e2 update docoumentation about the constraints when using tileable rr_graph generator 2020-08-19 18:01:32 -06:00
tangxifan 161d660837 update documentation for the initial offset when mapping physical pins 2020-08-19 15:00:46 -06:00
tangxifan 53f87f44b4 update documentation for the multi-port support in physical pb_pin 2020-08-18 12:44:38 -06:00
tangxifan cfd035bf8f update tutorials about the verilog-to-verification 2020-08-17 14:33:51 -06:00
tangxifan f773491f87 update documentation to sync with the new fabric bitstream format 2020-07-27 16:37:10 -06:00
tangxifan 50ac78f906 update documentation for the split fabric bitstream 2020-07-27 14:26:02 -06:00
tangxifan fcd8a3cf4d update doc format 2020-07-27 13:59:36 -06:00
tangxifan a24754611c update documentation about the 'width' syntax of fabric dependent bitstream 2020-07-27 13:56:57 -06:00
Xifan Tang aef1d7ba63 bug fix in doc about showing example fabric bitstream 2020-07-26 22:50:06 -06:00
tangxifan 872a35fc60 update doc to fix format problem; add frame_view to doc 2020-07-26 22:39:33 -06:00
tangxifan 1f39540672 update documentation about fabric bitstream file formats 2020-07-26 21:38:33 -06:00
tangxifan c3fd817bae update documentation about new XML syntax max width 2020-07-24 16:33:01 -06:00
tangxifan c26c268dcd update documentation on fast configuration support for configuration chain 2020-07-15 13:55:32 -06:00
tangxifan 862d71f57a remove obselete vpr7 XML syntax from documentation 2020-07-15 11:13:47 -06:00
tangxifan cb0df2c1c6 update doc about technology binding between circuit library and device library 2020-07-15 11:05:33 -06:00
tangxifan 65dfc545c1 update documentation for fabric key 2020-07-07 10:28:29 -06:00