riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
5,011 Commits 70 Branches 8 Tags 105 MiB
Commit Graph

5011 Commits

Author SHA1 Message Date
tangxifan 6da0ede9b0 [FPGA-Verilog] Adding bus group support to all Verilog testbench generators 2022-02-17 23:48:44 -08:00
tangxifan c96f0d199d [FPGA-Verilog] Adding bus group support in Verilog testbenches 2022-02-17 23:14:28 -08:00
tangxifan 37d8617a5c [Doc] Update due to new options 2022-02-17 19:45:37 -08:00
tangxifan 38601f325b [Engine] Add bus group to OpenFPGA core 2022-02-17 17:28:55 -08:00
tangxifan e60d7d12b7 [Lib] Fixed a bug in writer 2022-02-17 17:12:07 -08:00
tangxifan 4b3f906f11 [Lib] Fixed all the syntax errors 2022-02-17 17:09:03 -08:00
tangxifan 8d4087f893
Merge pull request #538 from lnis-uofu/patch_update 
Pulling refs/heads/master into master
 2022-02-17 16:28:09 -08:00
github-actions[bot] 0a6421a1fc Updated Patch Count 2022-02-18 00:24:29 +00:00
tangxifan 27627bf5b4 [Lib] Add an example XML for bus group unit tests 2022-02-17 16:22:01 -08:00
tangxifan 0d7e949166 [Lib] Add unit test for bus group 2022-02-17 16:21:12 -08:00
tangxifan 76cf4e1662 [Lib] Add reader and writer for bus group 2022-02-17 16:17:37 -08:00
tangxifan 1edaa04715 [Lib] Adding XML parser for the bus group 2022-02-17 15:50:44 -08:00
tangxifan 4a78bcf5d3 [Doc] update file format about bus group 2022-02-17 15:15:05 -08:00
tangxifan b44701bc2c [Lib] Adding the 1st version of bus group data structure 2022-02-17 15:02:37 -08:00
tangxifan f5e0d685cf [Doc] Adjust figure width 2022-02-17 14:29:09 -08:00
tangxifan 796428d848 [Doc] Add documentation about bus group file format 2022-02-17 14:22:21 -08:00
tangxifan 9d00308166
Merge pull request #537 from lnis-uofu/dependabot/submodules/yosys-plugins-0fa6d61 
Bump yosys-plugins from `503b979` to `0fa6d61`
 2022-02-17 09:20:48 -08:00
dependabot[bot] 6f5f48c83e
Bump yosys-plugins from `503b979` to `0fa6d61` 
Bumps [yosys-plugins](https://github.com/SymbiFlow/yosys-symbiflow-plugins) from `503b979` to `0fa6d61`.
- [Release notes](https://github.com/SymbiFlow/yosys-symbiflow-plugins/releases)
- [Commits](503b9791c1...0fa6d614fe)

---
updated-dependencies:
- dependency-name: yosys-plugins
  dependency-type: direct:production
...

Signed-off-by: dependabot[bot] <support@github.com>
 2022-02-17 07:25:22 +00:00
tangxifan 68b8d05741
Merge pull request #536 from lnis-uofu/patch_update 
Pulling refs/heads/master into master
 2022-02-16 16:29:26 -08:00
github-actions[bot] cd4f4c7558 Updated Patch Count 2022-02-17 00:20:26 +00:00
tangxifan 64bf2e01c3
Merge pull request #535 from lnis-uofu/dependabot/submodules/yosys-plugins-503b979 
Bump yosys-plugins from `ea7411a` to `503b979`
 2022-02-16 10:16:45 -08:00
dependabot[bot] 30d045dce0
Bump yosys-plugins from `ea7411a` to `503b979` 
Bumps [yosys-plugins](https://github.com/SymbiFlow/yosys-symbiflow-plugins) from `ea7411a` to `503b979`.
- [Release notes](https://github.com/SymbiFlow/yosys-symbiflow-plugins/releases)
- [Commits](ea7411a915...503b9791c1)

---
updated-dependencies:
- dependency-name: yosys-plugins
  dependency-type: direct:production
...

Signed-off-by: dependabot[bot] <support@github.com>
 2022-02-16 07:21:25 +00:00
tangxifan eec0da5327
Merge pull request #533 from lnis-uofu/counter 
Add initial conditions to counter benchmarks
 2022-02-15 18:33:45 -08:00
tangxifan e67f8ad8b2 [FPGA-Verilog] Now full testbench does not check any output vectors during configuration phase 2022-02-15 17:19:50 -08:00
tangxifan ed6d557e65
Merge branch 'master' into counter 2022-02-15 16:50:27 -08:00
tangxifan f02f3c10d4 [Test] Fix bugs on the remaining implicit verilog test cases 2022-02-15 16:49:15 -08:00
tangxifan 074811a612 [Script] Now counter benchmarks should pass on the implicit verilog test case 2022-02-15 16:47:14 -08:00
tangxifan 1370be0817 [Script] Fixing bugs 2022-02-15 16:44:51 -08:00
tangxifan a49cf35dbe
Merge pull request #534 from lnis-uofu/patch_update 
Pulling refs/heads/master into master
 2022-02-15 16:35:21 -08:00
tangxifan 8be0868a3b [Test] Update test case which uses counter benchmarks: adding pin constraints 2022-02-15 16:29:06 -08:00
github-actions[bot] a985d99359 Updated Patch Count 2022-02-16 00:21:07 +00:00
tangxifan 430580f138 [HDL] Fix a typo 2022-02-15 16:09:14 -08:00
tangxifan a7786efde1 [HDL] Now dual-clock counter has only 1 reset pin 2022-02-15 16:07:50 -08:00
tangxifan f002c79a61 [Test] Adapt pin constraints due to changes in pin names 2022-02-15 16:06:46 -08:00
tangxifan b533fd17d5 [Test] Rework pin constraints that cause problems 2022-02-15 15:41:16 -08:00
tangxifan 9ef7ad64d8 [Test] Simplify paths 2022-02-15 15:35:21 -08:00
tangxifan 7121513396 [HDL] Add initial conditons to counter benchmarks so that yosys's post synthesis netlists can work 2022-02-15 15:21:08 -08:00
tangxifan de4028bdcc
Merge pull request #531 from lnis-uofu/dependabot/submodules/yosys-plugins-ea7411a 
Bump yosys-plugins from `3b18b54` to `ea7411a`
 2022-02-15 14:20:17 -08:00
tangxifan 478d31ef2e
Merge branch 'master' into dependabot/submodules/yosys-plugins-ea7411a 2022-02-15 09:29:16 -08:00
tangxifan f13a1a3dee
Merge pull request #530 from lnis-uofu/counters 
Fixed a bug in task run when removing previous runs
 2022-02-15 09:29:01 -08:00
dependabot[bot] 7de269def3
Bump yosys-plugins from `3b18b54` to `ea7411a` 
Bumps [yosys-plugins](https://github.com/SymbiFlow/yosys-symbiflow-plugins) from `3b18b54` to `ea7411a`.
- [Release notes](https://github.com/SymbiFlow/yosys-symbiflow-plugins/releases)
- [Commits](3b18b5495c...ea7411a915)

---
updated-dependencies:
- dependency-name: yosys-plugins
  dependency-type: direct:production
...

Signed-off-by: dependabot[bot] <support@github.com>
 2022-02-15 07:28:21 +00:00
tangxifan 23e04824fa
Merge branch 'master' into counters 2022-02-14 23:19:56 -08:00
tangxifan 74045fc7a1 [Script] Fix a bug 2022-02-14 23:11:42 -08:00
tangxifan 2990eb7406 [Script] Fixed a bug in task run when removing previous runs 2022-02-14 22:54:16 -08:00
tangxifan 1e8deae120
Merge pull request #529 from lnis-uofu/counters 
Enable comprehensive tests for counter benchmarks
 2022-02-14 18:27:20 -08:00
tangxifan be8f18310d [FPGA-Verilog] Fix a bug on the polarity of reset signals that drive FPGA instances 2022-02-14 17:16:26 -08:00
tangxifan d3f68db228 [FPGA-Verilog] fixing bugs in reset ports for counters in full testbenches 2022-02-14 17:00:54 -08:00
tangxifan d0fe8d96fa [Test] Update template scripts and assoicated test cases by offering more options 2022-02-14 16:03:48 -08:00
tangxifan d667102a43 [Test] Add new test case to regression tests 2022-02-14 15:58:53 -08:00
tangxifan 70363effa4 [Test] Add a new test to validate 8-bit counters using full testbenches 2022-02-14 15:57:55 -08:00