riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
3,260 Commits 70 Branches 8 Tags 105 MiB
Commit Graph

3260 Commits

Author SHA1 Message Date
Ashton Snelgrove cdb799c59f Reenable branch checks. 2021-01-25 10:12:49 -07:00
ganeshgore 1ba7e0663f
Merge pull request #176 from lnis-uofu/dev 
Documentation Formatting
 2021-01-24 21:11:49 -07:00
ganeshgore df9df7c93c
Merge pull request #184 from lnis-uofu/openfpga_shell_batch 
Support batch mode when executing OpenFPGA commands
 2021-01-24 21:07:18 -07:00
tangxifan 3b7762ef85 [Lib] Now try to call undefined command will cause a error code to return 2021-01-24 17:44:51 -07:00
tangxifan a8158322ef [Tool] Bug fix in setting command execution status in OpenFPGA shell 2021-01-24 17:25:03 -07:00
tangxifan e18c533657 [Doc] Add new openfpga shell command to documentation 2021-01-24 14:48:56 -07:00
tangxifan fd0e73a9bb [Tool] Enhance return code for openfpga shell 2021-01-24 14:48:27 -07:00
tangxifan 8cac3291cb [Tool] Add batch mode to openfpga shell execution 2021-01-24 14:33:58 -07:00
ganeshgore d502410b40
Merge pull request #179 from lnis-uofu/unused_gpout_patch 
Avoid to output initial signal for general-purpose output ports of FPGA fabrics in Verilog testbenches
 2021-01-23 18:27:54 -07:00
ganeshgore 2ca47e8557
Merge pull request #182 from lnis-uofu/buid_version_addition 
Add OpenFPGA version display
 2021-01-23 18:21:30 -07:00
tangxifan 4cc8b08a6c [Tool] Add openfpga version display 2021-01-23 16:38:00 -07:00
Ashton Snelgrove 2e947efc64 Add openfpga.sh and force a master build. 2021-01-22 19:50:23 -07:00
tangxifan d2defebee9 [Tool] Avoid to output initial signal for general-purpose output ports of FPGA fabrics in Verilog testbenches 2021-01-22 16:42:13 -07:00
Ashton Snelgrove 25f8ea6e73 Fix chmod and env variables for test. 2021-01-22 16:36:19 -07:00
Ashton Snelgrove 40276ceaa4 Move openfpga binary to matching location. 2021-01-22 16:27:55 -07:00
Ashton Snelgrove bd57662a9e Copy openfpga_flow into master image. 2021-01-22 15:37:45 -07:00
Ashton Snelgrove a45b9cb801 Add OPENFPGA_PATH env variable to master dockerfile. 2021-01-22 15:30:01 -07:00
Ashton Snelgrove 22144924fc Restore conditionals. 2021-01-22 10:52:21 -07:00
Ashton Snelgrove a6b97db314 Trigger master image build. 2021-01-22 10:16:44 -07:00
Ashton Snelgrove cb80a9bbd4 Merge remote-tracking branch 'origin/master' into github-action-optimizations 2021-01-22 10:12:12 -07:00
Ashton Snelgrove 8cca1c63c3 Fix dockerfile for master build to include yosys/share, and fix conditionals. 2021-01-21 16:40:09 -07:00
Lalit Narain Sharma 1823eb857d
Merge pull request #177 from lnis-uofu/bump_yosys_submodule 
Bumping the latest changes in yosys sub-module related to yosys synth…
 2021-01-21 09:40:29 +05:30
Ashton Snelgrove f956f28792 Update docker images, remove runtime/test split 2021-01-20 14:20:12 -07:00
Ashton Snelgrove 5f613c46f7 Switch code change check to a script 2021-01-20 12:40:18 -07:00
tangxifan 815468ac65 [Doc] Add shortcut to call pin constraint option to documentation 2021-01-20 09:20:51 -07:00
Lalit Sharma df073c327e Bumping the latest changes in yosys sub-module related to yosys synthesis for openfpga quicklogic device 2021-01-20 07:23:51 -08:00
tangxifan 977ff52cb1 [Doc] Format openfpga command documentation by using option views 2021-01-19 20:26:38 -07:00
tangxifan e9dc708d66 [Doc] Group file format documentation into a unified section 2021-01-19 19:44:44 -07:00
tangxifan 3a69ece199
Merge pull request #175 from lnis-uofu/dev 
Pin Constraint Support in Testbench Generation
 2021-01-19 19:24:10 -07:00
tangxifan 3f80a26172 [Tool] Bug fix for combinational benchmarks in pre-config testbench generation 2021-01-19 18:22:50 -07:00
tangxifan ac8c63553a [Doc] Add file format index file 2021-01-19 18:07:53 -07:00
tangxifan fbb5c0cf8f [Doc] Add pin constraints to documentation 2021-01-19 18:04:45 -07:00
tangxifan af0646260c [Test] Bug fix in pin constraints 2021-01-19 17:44:05 -07:00
tangxifan 186f2f1968 [Test] Use pin constraint in multi-clock test case 2021-01-19 17:42:40 -07:00
tangxifan 3fdd5ae8b3 [Script] Use pin constraints in template script 2021-01-19 17:42:25 -07:00
tangxifan 75b99b78e9 [Tool] Now testbench generator consider pin constraints in generating clock sources for benchmarks 2021-01-19 17:38:51 -07:00
tangxifan da200658c1 [Tool] Now autocheck top testbench consider pin constraints to generate operating clock sources for benchmarks 2021-01-19 17:29:59 -07:00
tangxifan 0670c2de59 [Tool] Deploy pin constraints to preconfig Verilog module generation 2021-01-19 16:56:30 -07:00
tangxifan e17a5cbbf2 [Test] Rename to pin constraint to comply with libpcf requirement 2021-01-19 15:52:51 -07:00
tangxifan ecd955124b [Lib] Add libpcf to CMakelist and bug fix 2021-01-19 15:51:14 -07:00
tangxifan 52ac7826eb [Lib] Add a library of parser/writer for pin constraint file (PCF) 2021-01-19 15:45:45 -07:00
tangxifan ab25e1af5f [Test] Add example XML for net mapping between benchmark to FPGA 2021-01-19 09:29:21 -07:00
tangxifan 17c49711d3
Merge pull request #174 from lnis-uofu/dev 
Support Design Constraints for Repack
 2021-01-17 17:41:53 -07:00
tangxifan c7f02601ab [Doc] Add repack design constraints to documentation 2021-01-17 12:59:46 -07:00
tangxifan 8c311b8282 [Tool] Bug fix in repacker for considering design constraints 2021-01-17 12:26:14 -07:00
tangxifan ea9d6bfe91 [Flow] Update the design constraint file to follow bug fix in parser 2021-01-17 10:41:01 -07:00
tangxifan 113119bd8e [Lib] Fix the bug in repack design constraint parser 2021-01-17 10:39:55 -07:00
tangxifan dd74f05a31 [Test] Add repack constraints to tests 2021-01-17 10:35:36 -07:00
tangxifan 12e0efd03e [Script] Add an example openfpga script to use repack design constraints 2021-01-17 10:33:56 -07:00
tangxifan 2efe513122 [Tool] Now repack consider design constraints; test pending 2021-01-16 21:57:17 -07:00