Commit Graph

19 Commits

Author SHA1 Message Date
tangxifan 5006a4395d bring RRGraph object and writer online 2020-01-31 16:39:40 -07:00
tangxifan 9269d7106d move rr_graph back to vpr because the reader and writer requires too much dependency on the core engine 2020-01-31 15:42:44 -07:00
tangxifan fb0bcd7a48 create rr_graph library to enforce unit test on the new data structures as well as compare to legacy rr_node 2020-01-31 12:29:50 -07:00
tangxifan 75c3507acf add verbose output option for openfpga linking architecture 2020-01-31 11:36:58 -07:00
tangxifan 8a7a4dc48e add physical type annotation for interconnects and inference 2020-01-28 21:59:10 -07:00
tangxifan 5ecb771673 debugging the annotation to physical mode of pb_types 2020-01-27 17:43:22 -07:00
tangxifan a6fbbce33e start developing the openfpga arch binding to vpr 2020-01-27 15:31:12 -07:00
tangxifan 48ecb6e48b immigrate XML parser for circuit_lib to library readarchopenfpga 2020-01-12 18:11:00 -07:00
tangxifan 2901a6eec5 add missing tatum file due to the folder name tags is in the git ignore list!!! 2020-01-03 23:13:49 -05:00
tangxifan 60cbcf9104 add missing tatum 2020-01-03 22:42:17 -05:00
tangxifan 7a96f866bb remove tatum temporarily 2020-01-03 22:41:49 -05:00
tangxifan f1bafffa87 add vpr8 libs and core engine for further integration 2020-01-03 16:14:42 -07:00
tangxifan f70f387f9f minor tuning on ini compilation 2019-11-01 20:51:49 -06:00
tangxifan 3669a47d3b reworked the ini writer 2019-11-01 20:25:01 -06:00
Ganesh Gore a3e9b4aea9 Added mINI/lib - INI Read write to project 2019-09-27 13:58:48 -06:00
tangxifan 2c7d6e3de4 adding port parsers 2019-08-09 17:48:55 -06:00
tangxifan ad8c33e1ba complete the mutators 2019-08-08 11:33:11 -06:00
tangxifan 38962c4607 adding member functions for circuit library 2019-08-07 15:45:27 -06:00
tangxifan 44d21ebb90 fixed a bug in Verilog generator supporting SRAM5T 2019-06-13 14:42:39 -06:00