tangxifan
|
e3b99e88ff
|
[core] syntax
|
2024-09-09 12:46:23 -07:00 |
|
tangxifan
|
fc92ecea24
|
[core] typo
|
2024-09-09 12:43:38 -07:00 |
|
tangxifan
|
5f50e4623c
|
[core] add a new option map_global_net_to_msb for pb_pin_fixup
|
2024-09-09 12:21:09 -07:00 |
Lin
|
f1547bae8a
|
fix build error
|
2024-09-09 18:18:07 +08:00 |
|
tangxifan
|
37cac3d679
|
Merge branch 'master' into victor_OpenFPGA_dbg
|
2024-09-08 21:13:48 -07:00 |
|
Lin
|
41d0eb7736
|
modification on device_rr_gsb
|
2024-09-09 11:36:48 +08:00 |
|
Lin
|
af7201d4bb
|
fix is_compressed_ tag
|
2024-09-09 11:19:12 +08:00 |
rafljiarui
|
f7aaead513
|
Fixed typo in vpr-main.cpp
|
2024-09-06 13:14:59 -05:00 |
Victor
|
9a2fc86dcd
|
add dependency on build_fabric
|
2024-09-06 17:58:47 +08:00 |
|
Victor
|
7bacc781d0
|
update code according to code review comments
|
2024-09-06 15:39:08 +08:00 |
|
Victor
|
4aca4fda6f
|
fix issue in reg test
|
2024-09-05 10:43:53 +08:00 |
|
Victor
|
ba5c8a3364
|
update code format
|
2024-09-03 11:20:51 +08:00 |
|
Victor
|
0093d4b269
|
Add command report_reference
|
2024-09-02 15:21:50 +08:00 |
|
Lin
|
a2b290c83b
|
mod typo
|
2024-08-30 15:47:29 +08:00 |
|
Lin
|
94309c2a73
|
change to reference
|
2024-08-30 15:33:47 +08:00 |
|
Lin
|
adeb9ba7ea
|
fix typo
|
2024-08-30 12:55:44 +08:00 |
|
Lin
|
cb003f8833
|
mod prelod flag
|
2024-08-30 12:51:56 +08:00 |
|
Lin
|
9e491680e6
|
change file location
|
2024-08-30 11:02:09 +08:00 |
|
Lin
|
643e3a2dd1
|
fix build bug
|
2024-08-29 10:29:26 +08:00 |
|
Lin
|
8372eead6a
|
add preload flag to device_rr_gsb and revert change to build fabric
|
2024-08-28 18:14:33 +08:00 |
|
Lin
|
a23860a6a7
|
reformat code
|
2024-08-28 17:58:15 +08:00 |
|
Lin
|
352c9b49c9
|
add cmd dependency
|
2024-08-28 17:52:34 +08:00 |
|
Lin
|
df05c904db
|
make the read block coord and read instance coords clearer
|
2024-08-28 17:41:41 +08:00 |
|
Lin
|
0a14b2fa65
|
pass device_rr_gsb instead of openfpga_ctx
|
2024-08-28 17:26:50 +08:00 |
|
Lin
|
d4028b4e6f
|
modification no build warning now
|
2024-08-28 16:31:16 +08:00 |
|
Lin
|
cde4c8d34a
|
mod according to code review
|
2024-08-28 15:45:19 +08:00 |
|
Lin
|
1b0fcaee0f
|
reformat code
|
2024-08-27 17:05:13 +08:00 |
|
Lin
|
3c28f84727
|
build bug
|
2024-08-26 19:21:26 -07:00 |
|
Lin
|
9e283f383d
|
remove redundant include
|
2024-08-26 03:09:19 -07:00 |
|
Lin
|
67c7c2da66
|
mod comments
|
2024-08-26 03:07:06 -07:00 |
|
Lin
|
9c061e0ab5
|
Merge branch 'preloading' of github.com:lnis-uofu/OpenFPGA
|
2024-08-25 22:48:56 -07:00 |
|
Lin
|
968824c2dd
|
build unique blocks final version
|
2024-08-25 19:56:23 -07:00 |
|
Lin
|
913fdc043e
|
debuged
|
2024-08-23 03:52:16 -07:00 |
|
Lin
|
699131ad58
|
full flow with bugs
|
2024-08-19 01:18:06 -07:00 |
|
Lin
|
a785a57520
|
small bug mod
|
2024-08-18 22:41:40 -07:00 |
|
tangxifan
|
4b54e6fad1
|
[core] fixed a corner case where spine usage should be updated after each switch point connection
|
2024-08-15 20:12:31 -07:00 |
|
tangxifan
|
642cb6eb9a
|
[core] coord adjustment should occur based on des coord
|
2024-08-15 14:28:29 -07:00 |
|
tangxifan
|
c7da894eaf
|
[core] fixed a bug where some spine was wrongly disabled
|
2024-08-15 14:10:34 -07:00 |
|
tangxifan
|
5877a3f7be
|
[core] code format
|
2024-08-15 12:44:03 -07:00 |
|
tangxifan
|
00fd21704c
|
[core] fixed a bug where the switch point coordinate of src spine required adjustment
|
2024-08-15 12:41:09 -07:00 |
|
tangxifan
|
1bcb0d0868
|
[core] code format
|
2024-08-14 18:09:44 -07:00 |
|
tangxifan
|
4554c5781a
|
[core] fixed a bug where some clock spine was wrongly marked unused
|
2024-08-14 18:08:01 -07:00 |
|
tangxifan
|
fc06aacc4e
|
[core] code format
|
2024-08-14 10:49:36 -07:00 |
|
tangxifan
|
665777df51
|
[core] fixed some bug
|
2024-08-14 10:49:12 -07:00 |
|
tangxifan
|
76e03e3e14
|
[core] code format
|
2024-08-13 23:25:04 -07:00 |
|
tangxifan
|
735adab9df
|
[core] syntax due to clang
|
2024-08-13 23:24:28 -07:00 |
|
tangxifan
|
eb7639f44b
|
[core] code format
|
2024-08-13 22:37:34 -07:00 |
|
tangxifan
|
812686d169
|
[core] support global net fixup in pb pin fixup
|
2024-08-13 22:36:37 -07:00 |
|
tangxifan
|
ba5994a14c
|
[core] more debugging messages
|
2024-08-13 21:03:49 -07:00 |
|
tangxifan
|
c2d9696489
|
[core] fixed a bug where some spines are not disabled
|
2024-08-13 15:19:47 -07:00 |
|
tangxifan
|
ad13058a0b
|
[core] fixed a bug where unused last-level of clock spines are not disabled
|
2024-08-13 15:04:13 -07:00 |
|
tangxifan
|
4def678b11
|
[core] code format
|
2024-08-09 18:20:18 -07:00 |
|
tangxifan
|
1af1306444
|
[core] fixed a bug where pin index for subtile is wrongly calculated for clock network taps
|
2024-08-09 18:02:49 -07:00 |
|
tangxifan
|
f1ab44a212
|
[core] fixed a bug
|
2024-08-09 17:10:58 -07:00 |
|
tangxifan
|
e4d7192e50
|
[core] fixed a bug where subtile was used for clock network tap name
|
2024-08-09 16:16:05 -07:00 |
|
Lin
|
755959a890
|
add cb cx write function
|
2024-08-08 02:54:02 -07:00 |
|
Lin
|
e45619b22d
|
write sb
|
2024-08-08 01:00:35 -07:00 |
|
Lin
|
9c67950a75
|
preload functions
|
2024-08-07 03:20:45 -07:00 |
|
tangxifan
|
1d5acea7e0
|
[core] typo
|
2024-08-06 20:17:15 -07:00 |
|
tangxifan
|
1225679aac
|
[core] code format
|
2024-08-06 17:35:44 -07:00 |
|
tangxifan
|
0dba4082d1
|
[core] syntax
|
2024-08-06 17:20:34 -07:00 |
|
tangxifan
|
ac2337d24b
|
[core] rework the option 'constant_undriven_inputs'
|
2024-08-06 16:50:49 -07:00 |
|
Lin
|
72a90a4d8f
|
add preload function
|
2024-08-05 19:42:21 -07:00 |
|
Lin
|
c726744154
|
add sb unique modules
|
2024-08-05 02:23:47 -07:00 |
|
Lin
|
5ac19ea628
|
read unique blocks io
|
2024-08-04 20:51:27 -07:00 |
|
tangxifan
|
2e6b311d04
|
[core] add more details to debug messages
|
2024-08-02 18:33:43 -07:00 |
|
tangxifan
|
eeaa3373c6
|
[core] code format
|
2024-08-02 17:48:47 -07:00 |
|
tangxifan
|
82cf7bbb8c
|
[core] Add verbose mode on find_node() for clock rr graph
|
2024-08-02 17:47:41 -07:00 |
|
tangxifan
|
1ec5847d5a
|
[core] typo
|
2024-08-02 14:27:43 -07:00 |
|
tangxifan
|
f44c45bdd3
|
[core] code format
|
2024-08-02 14:23:35 -07:00 |
|
tangxifan
|
f7e30b9974
|
[core] fixed a bug where pb pin fixup does not support perimeter cb
|
2024-08-02 14:21:22 -07:00 |
|
Lin
|
7f426d5939
|
add commands
|
2024-08-02 03:10:10 -07:00 |
|
Lin
|
48a386c9b6
|
add read and write uniqueblocks commands
|
2024-08-02 01:43:01 -07:00 |
chungshien
|
b3c8c529d5
|
Merge branch 'lnis-uofu:master' into openfpga-overwrite-bits
|
2024-07-31 12:25:37 -07:00 |
|
tangxifan
|
d6db51f29e
|
[core] code format
|
2024-07-30 19:09:31 -07:00 |
|
tangxifan
|
ef6b6f8e40
|
[core] remove warnings
|
2024-07-30 18:50:49 -07:00 |
|
tangxifan
|
ae95357991
|
[core] code format
|
2024-07-30 15:40:41 -07:00 |
|
tangxifan
|
a2c3af60d7
|
[core] fixed a bug where unique cb module is not considered as entry point
|
2024-07-30 15:39:44 -07:00 |
|
tangxifan
|
853883cd36
|
[core] code format
|
2024-07-30 12:56:03 -07:00 |
|
tangxifan
|
234eee19ae
|
[core] revert
|
2024-07-30 12:29:32 -07:00 |
chungshien-chai
|
0d9f1a3c6b
|
Forward searching the config bit + some minor refactor
|
2024-07-28 19:12:34 -07:00 |
|
chungshien-chai
|
2a3d69aded
|
Update code based on feedback
|
2024-07-28 02:37:15 -07:00 |
|
chungshien-chai
|
cbe9a46f95
|
Format and update doc
|
2024-07-28 00:02:20 -07:00 |
|
chungshien-chai
|
933155b08f
|
Update test flow
|
2024-07-27 23:52:54 -07:00 |
|
chungshien-chai
|
e60777d23e
|
Use Bitstream Setting XML
|
2024-07-26 01:36:49 -07:00 |
|
chungshien-chai
|
2ef362d53d
|
Init support overwriting bitstream
|
2024-07-25 17:40:46 -07:00 |
|
tangxifan
|
1513ea749b
|
[core] supporting clk spine on the same direction
|
2024-07-16 22:12:51 -07:00 |
|
tangxifan
|
18d12109fb
|
[core] fixed a critical bug where cb port name using index is not considered on clock network entry
|
2024-07-16 17:42:21 -07:00 |
|
tangxifan
|
c1f46c448a
|
[core] fixed a critical bug where clock network entry is on a CHANY
|
2024-07-16 17:04:44 -07:00 |
|
tangxifan
|
cbd10e1222
|
[core] fixed a bug where tile module's global port is not derived from dedicated clock network
|
2024-07-16 16:58:21 -07:00 |
|
tangxifan
|
f607987386
|
[core] patch the out-of-range in clock rr nodes
|
2024-07-16 16:45:55 -07:00 |
|
tangxifan
|
c96f899c53
|
[core] code format
|
2024-07-10 15:07:26 -07:00 |
|
tangxifan
|
a4538fb25b
|
[core] now supports to_pin in building clock network for internal driver
|
2024-07-10 15:01:18 -07:00 |
|
tangxifan
|
215de8eb93
|
[core] code format
|
2024-07-10 14:17:22 -07:00 |
|
tangxifan
|
f5ba43e392
|
[core] fixed a bug where rst internal net is used to wire global ports of fpga fabric in verilog testbench
|
2024-07-10 14:16:24 -07:00 |
|
tangxifan
|
213914e4ac
|
[core] code format
|
2024-07-10 12:23:57 -07:00 |
|
tangxifan
|
48e159dd8d
|
[core] fixed a bug where internal clock will be wired to fpga input pins in verilog testbenches
|
2024-07-10 12:23:15 -07:00 |
|
tangxifan
|
c6dd33a965
|
[core] fixed a bug when annotating global nets on OPIN
|
2024-07-10 11:59:25 -07:00 |
|
tangxifan
|
96bdcc8b35
|
[core] code format
|
2024-07-09 22:54:55 -07:00 |
|
tangxifan
|
27e29f949c
|
[core] fixed a bug where the pin idx of global net on rr graph is not well annotated
|
2024-07-09 22:53:12 -07:00 |