This website requires JavaScript.
Explore
Help
Sign In
riscv
/
OpenFPGA
mirror of
https://github.com/lnis-uofu/OpenFPGA.git
Watch
1
Star
0
Fork
You've already forked OpenFPGA
0
Code
Issues
Projects
Releases
Wiki
Activity
2,085
Commits
71
Branches
8
Tags
105
MiB
aaa52b6e89
Commit Graph
3 Commits
Author
SHA1
Message
Date
tangxifan
5f4e7dc5d4
support gpinput and gpoutput ports in module manager and circuit library
2020-04-05 16:52:21 -06:00
tangxifan
836f722f20
start supporting global output ports in module manager
2020-04-05 15:19:46 -06:00
tangxifan
f11832b8cf
start integrating module graph builder
2020-02-12 17:53:23 -07:00