Commit Graph

7934 Commits

Author SHA1 Message Date
github-actions[bot] 059b449314 Updated Patch Count 2024-08-14 19:40:46 +00:00
tangxifan 89e70888ed
Merge pull request #1794 from lnis-uofu/xt_pbfixup
support global net fixup in pb pin fixup
2024-08-14 12:40:28 -07:00
tangxifan fc06aacc4e [core] code format 2024-08-14 10:49:36 -07:00
tangxifan 665777df51 [core] fixed some bug 2024-08-14 10:49:12 -07:00
tangxifan 84cc7090ce [test] add a new test to validate that pb pin fixup impacts global net now 2024-08-14 10:37:46 -07:00
tangxifan 76e03e3e14 [core] code format 2024-08-13 23:25:04 -07:00
tangxifan 735adab9df [core] syntax due to clang 2024-08-13 23:24:28 -07:00
tangxifan eb7639f44b [core] code format 2024-08-13 22:37:34 -07:00
tangxifan 812686d169 [core] support global net fixup in pb pin fixup 2024-08-13 22:36:37 -07:00
tangxifan ba5994a14c [core] more debugging messages 2024-08-13 21:03:49 -07:00
tangxifan 36cb1cef93
Merge pull request #1793 from lnis-uofu/patch_update
Pulling refs/heads/master into master
2024-08-13 21:03:28 -07:00
github-actions[bot] b5619fef42 Updated Patch Count 2024-08-14 04:02:35 +00:00
tangxifan df71e48b15
Merge pull request #1792 from lnis-uofu/xt_pbfixup
[core] fixed a bug where unused last-level of clock spines are not disabled
2024-08-13 21:02:17 -07:00
tangxifan c2d9696489 [core] fixed a bug where some spines are not disabled 2024-08-13 15:19:47 -07:00
tangxifan ad13058a0b [core] fixed a bug where unused last-level of clock spines are not disabled 2024-08-13 15:04:13 -07:00
tangxifan 25bcdee764
Merge pull request #1791 from lnis-uofu/patch_update
Pulling refs/heads/master into master
2024-08-13 10:36:42 -07:00
github-actions[bot] b7bff97454 Updated Patch Count 2024-08-13 17:35:26 +00:00
tangxifan 9d2cb9d21d
Merge pull request #1790 from lnis-uofu/dependabot/submodules/yosys-4b9f452
Bump yosys from `77b2ae2` to `4b9f452`
2024-08-13 10:34:58 -07:00
dependabot[bot] 489a2a3768
Bump yosys from `77b2ae2` to `4b9f452`
Bumps [yosys](https://github.com/YosysHQ/yosys) from `77b2ae2` to `4b9f452`.
- [Release notes](https://github.com/YosysHQ/yosys/releases)
- [Commits](77b2ae2e39...4b9f452735)

---
updated-dependencies:
- dependency-name: yosys
  dependency-type: direct:production
...

Signed-off-by: dependabot[bot] <support@github.com>
2024-08-13 06:50:34 +00:00
tangxifan 7a8b016e6d
Merge pull request #1789 from lnis-uofu/patch_update
Pulling refs/heads/master into master
2024-08-09 20:24:58 -07:00
github-actions[bot] d06b18d8f4 Updated Patch Count 2024-08-10 03:24:29 +00:00
tangxifan c8d9f489a2
Merge pull request #1788 from lnis-uofu/xt_clkntwk
Fixed a bug where clock network taps cannot identify subtiles
2024-08-09 20:24:05 -07:00
tangxifan 542571ce89 [test] code format 2024-08-09 18:20:27 -07:00
tangxifan 4def678b11 [core] code format 2024-08-09 18:20:18 -07:00
tangxifan e7ab7a61f1 [doc] update to use tile name and index when defining clock taps 2024-08-09 18:09:12 -07:00
tangxifan 1af1306444 [core] fixed a bug where pin index for subtile is wrongly calculated for clock network taps 2024-08-09 18:02:49 -07:00
tangxifan f1ab44a212 [core] fixed a bug 2024-08-09 17:10:58 -07:00
tangxifan c6246ae905 [test] typo 2024-08-09 17:10:51 -07:00
tangxifan a05bfb55dd [test] typo 2024-08-09 17:05:48 -07:00
tangxifan 38f1bdba4e [test] add a new test case 2024-08-09 17:04:10 -07:00
tangxifan 602ab72002 [test] add associated openfpga arch 2024-08-09 17:01:23 -07:00
tangxifan e6c508f081 [test] add a new arch to validate that clock network tap supports subtiles 2024-08-09 16:51:34 -07:00
tangxifan e4d7192e50 [core] fixed a bug where subtile was used for clock network tap name 2024-08-09 16:16:05 -07:00
tangxifan a4091efc79
Merge pull request #1786 from lnis-uofu/patch_update
Pulling refs/heads/master into master
2024-08-08 10:02:51 -07:00
github-actions[bot] dc680c85a7 Updated Patch Count 2024-08-08 17:00:24 +00:00
tangxifan c400e2f92c
Merge pull request #1785 from lnis-uofu/dependabot/submodules/yosys-77b2ae2
Bump yosys from `669f8b1` to `77b2ae2`
2024-08-08 10:00:03 -07:00
Lin 755959a890 add cb cx write function 2024-08-08 02:54:02 -07:00
Lin e45619b22d write sb 2024-08-08 01:00:35 -07:00
dependabot[bot] 5cffc18ba7
Bump yosys from `669f8b1` to `77b2ae2`
Bumps [yosys](https://github.com/YosysHQ/yosys) from `669f8b1` to `77b2ae2`.
- [Release notes](https://github.com/YosysHQ/yosys/releases)
- [Commits](669f8b18f0...77b2ae2e39)

---
updated-dependencies:
- dependency-name: yosys
  dependency-type: direct:production
...

Signed-off-by: dependabot[bot] <support@github.com>
2024-08-08 06:18:11 +00:00
tangxifan 7c3830f743
Merge pull request #1784 from lnis-uofu/patch_update
Pulling refs/heads/master into master
2024-08-07 10:31:28 -07:00
github-actions[bot] 2dfbb4fc28 Updated Patch Count 2024-08-07 17:19:10 +00:00
tangxifan bdf71282c8
Merge pull request #1783 from lnis-uofu/dependabot/submodules/yosys-669f8b1
Bump yosys from `d2b5788` to `669f8b1`
2024-08-07 10:18:47 -07:00
Lin 9c67950a75 preload functions 2024-08-07 03:20:45 -07:00
dependabot[bot] c8839b0304
Bump yosys from `d2b5788` to `669f8b1`
Bumps [yosys](https://github.com/YosysHQ/yosys) from `d2b5788` to `669f8b1`.
- [Release notes](https://github.com/YosysHQ/yosys/releases)
- [Commits](d2b5788674...669f8b18f0)

---
updated-dependencies:
- dependency-name: yosys
  dependency-type: direct:production
...

Signed-off-by: dependabot[bot] <support@github.com>
2024-08-07 06:04:30 +00:00
tangxifan b04252c2f3
Merge pull request #1782 from lnis-uofu/patch_update
Pulling refs/heads/master into master
2024-08-06 22:41:39 -07:00
github-actions[bot] d4487e9fec Updated Patch Count 2024-08-07 05:39:32 +00:00
tangxifan 1e6e0442ee
Merge pull request #1781 from lnis-uofu/xt_rpt_ref
Rework the option ``constant_undriven_wire``
2024-08-06 22:39:12 -07:00
tangxifan 1026df4890 [test] add new tests to validate the options for undriven inputs in verilog netlists 2024-08-06 20:58:00 -07:00
tangxifan 1d5acea7e0 [core] typo 2024-08-06 20:17:15 -07:00
tangxifan 1225679aac [core] code format 2024-08-06 17:35:44 -07:00