Commit Graph

212 Commits

Author SHA1 Message Date
Lin 88e12a0afa modified test cases & xsd file 2024-10-09 17:21:49 +08:00
Lin 87ca9f3006 add three testcases to test bin read and write 2024-09-29 11:09:01 +08:00
Jingrong Lin 77b188060b
Merge branch 'master' into preloading_clean 2024-09-11 11:08:49 +08:00
victorzh001 04a60ca4b5
Merge branch 'master' into victor_OpenFPGA_dbg 2024-09-10 11:01:47 +08:00
tangxifan f912af513b [test] add a new testcase to validate mapping gnet to msb during pb_pin_fix 2024-09-09 13:54:20 -07:00
Victor 8d97ebd980 Add more test cases and update documentation about the YAML file format of this command 2024-09-09 17:49:10 +08:00
Lin d15025d9d2 add a task case to ease the use of compress_routing option 2024-09-09 14:18:47 +08:00
Victor 83fc1210b5 add test case of report_reference to basic_reg_test.sh 2024-09-06 18:28:23 +08:00
Victor 9a2fc86dcd add dependency on build_fabric 2024-09-06 17:58:47 +08:00
Victor 7bacc781d0 update code according to code review comments 2024-09-06 15:39:08 +08:00
Lin acce64058c add test case 2024-08-30 14:17:42 +08:00
Lin 8372eead6a add preload flag to device_rr_gsb and revert change to build fabric 2024-08-28 18:14:33 +08:00
Lin 701a7a5c52 add test case 2024-08-26 02:45:57 -07:00
Lin 88fa9f8d39 add test case 2024-08-25 23:41:19 -07:00
tangxifan 84cc7090ce [test] add a new test to validate that pb pin fixup impacts global net now 2024-08-14 10:37:46 -07:00
tangxifan 1026df4890 [test] add new tests to validate the options for undriven inputs in verilog netlists 2024-08-06 20:58:00 -07:00
tangxifan 687f03fd77 [test] add a new test to validate clock network on module named by index 2024-07-30 14:06:53 -07:00
tangxifan b6ff69faac [test] reworking the testcase to validate clock network with internal drivers 2024-07-10 11:36:22 -07:00
tangxifan ad5795bece [test] add extra options to route clock rr_graph command in examples 2024-06-28 13:39:41 -07:00
tangxifan 9bb076d892 [test] fixed a bug on pin mapping of tetbenche 2024-06-21 20:29:21 -07:00
tangxifan 292f4a9273 [test] fixed a bug where ace is no required 2024-06-21 18:43:25 -07:00
tangxifan 8d7dba2d57 [test] add a new testcase to programmable clock network on supporting reset signals 2024-06-21 18:13:37 -07:00
tangxifan 372e386330 [test] add new tests to verify rr graph preloading in two file formats 2024-05-09 23:10:45 -07:00
tangxifan 13f8dd096e [test] create a new example script for fixed routing W case 2024-05-07 10:24:15 -07:00
tangxifan 00f39d55ab [test] now use fixed routing channel width 2024-05-06 23:32:27 -07:00
tangxifan c334a0a792 [test] fixed a bug and add golden outputs 2024-05-02 22:07:22 -07:00
tangxifan 98006608c2 [test] add fabric hierarchy file to golden outputs 2024-05-02 22:03:23 -07:00
tangxifan 4e3bbbe45e [test] add options to write fabric hierarchy file 2024-05-02 22:00:47 -07:00
tangxifan 9b0a491819 [test] now validate no time stamp file for fabric pin physical location 2024-04-11 15:16:34 -07:00
tangxifan 0c680ec426 [test] now test regex as module name for fabric pin physical location 2024-04-11 15:01:19 -07:00
tangxifan 4dedee4011 [test] add a new test case to basic reg test to validate write_fabric_pin_physical_location command 2024-04-11 12:59:13 -07:00
tangxifan 20386945bd [test] add a new testcase to validate dump waveform 2024-03-29 11:53:55 -07:00
tangxifan 5c839c1858 [test] debug 2023-12-08 13:52:52 -08:00
tangxifan 8e875f3453 [test] add a new test case to validate the new feature 2023-11-02 21:08:36 -07:00
tangxifan 7d83fc914c [core] ad a new test case 2023-10-06 18:31:54 -07:00
tangxifan 5aa206e616 [core] fixed some bugs 2023-09-25 22:27:24 -07:00
tangxifan 60b8c396dc [test] add a new test 2023-09-25 21:25:21 -07:00
tangxifan 0ef1e0bde5 [test] add a new test to validate renaming rules 2023-09-17 13:29:12 -07:00
tangxifan 559fa45d89 [test] add a new test to validate module renaming using index 2023-09-16 17:55:52 -07:00
tangxifan 253d5fa26c [core] a new test to validate the L shape in homo geneous fpga 2023-08-11 13:05:46 -07:00
tangxifan 0e9cf6e909 [test] added a new testcase to validate heterogeneous fpga using group config block 2023-08-06 22:11:38 -07:00
tangxifan 3e33f262bc [test] added a new test to validate group_config_block support when fpga_core wrapper is enabled 2023-08-06 18:59:24 -07:00
tangxifan b7048d3dc8 [test] adding new tests to validate group config block 2023-08-03 22:30:41 -07:00
tangxifan 65995d7c13 [test] add a new testcase to validate the heterogeneous fpga fabric when using tile modules 2023-07-27 17:03:02 -07:00
tangxifan 46e58a56cb [test] added a new test case to validate clock network when using the tile modules 2023-07-27 16:39:48 -07:00
tangxifan 81d699a723 [test] added a new testcase to validate carry chain connections in tile modules 2023-07-27 16:18:30 -07:00
tangxifan e9f2adf3f9 [test] add a new testcase to validate carry chain connections when using tile modules 2023-07-27 16:06:43 -07:00
tangxifan 1ea8a33d4b [test] add a new testcase to validate global tile connections on tile modules 2023-07-27 15:57:38 -07:00
tangxifan 5685fbd5e8 [test] adding a new test case to validate the tile modules on 4x4 fabric 2023-07-26 22:17:39 -07:00
tangxifan 0db4ef62e8 [test] add a new test for tile-based fabric: using preconfig testbenches 2023-07-25 15:48:14 -07:00