This website requires JavaScript.
Explore
Help
Sign In
riscv
/
OpenFPGA
mirror of
https://github.com/lnis-uofu/OpenFPGA.git
Watch
1
Star
0
Fork
You've already forked OpenFPGA
0
Code
Issues
Projects
Releases
Wiki
Activity
3,743
Commits
70
Branches
8
Tags
105
MiB
9bcaa820ae
Commit Graph
3 Commits
Author
SHA1
Message
Date
tangxifan
0aec30bac6
[Tool] Update FPGA core engine to support mux default path overloading through bitstream setting file
2021-04-19 15:53:33 -06:00
tangxifan
675a59ecb8
Move fpga_bitstream to the libopenfpga library and add XML reader
2020-06-20 18:25:17 -06:00
tangxifan
04c69d30c2
start adding grid bitstream builder. TODO: lut and interconnect bitstream decoding
2020-02-24 19:38:02 -07:00