This website requires JavaScript.
Explore
Help
Sign In
riscv
/
OpenFPGA
mirror of
https://github.com/lnis-uofu/OpenFPGA.git
Watch
1
Star
0
Fork
You've already forked OpenFPGA
0
Code
Issues
Projects
Releases
Wiki
Activity
3,924
Commits
70
Branches
8
Tags
105
MiB
81f9dff9ff
Commit Graph
2 Commits
Author
SHA1
Message
Date
tangxifan
8b8096f3a8
[HDL] Bug fix in HDL modeling of multi-mode 16-bit DSP block
2021-04-24 14:57:09 -06:00
tangxifan
c44688739d
[HDL] Add verilog netlist for the fracturable 16-bit multiplier blocks
2021-04-23 22:12:26 -06:00