This website requires JavaScript.
Explore
Help
Sign In
riscv
/
OpenFPGA
mirror of
https://github.com/lnis-uofu/OpenFPGA.git
Watch
1
Star
0
Fork
You've already forked OpenFPGA
0
Code
Issues
Projects
Releases
Wiki
Activity
5,018
Commits
70
Branches
8
Tags
105
MiB
73c0349832
Commit Graph
1 Commits
Author
SHA1
Message
Date
tangxifan
cea43c2c45
[HDL] Add SPRAM module to generic yosys tech lib for openfpga usage
2021-03-16 18:04:31 -06:00