tangxifan
|
ca3617a029
|
[core] code format
|
2023-09-20 20:37:27 -07:00 |
|
tangxifan
|
1ef38b6a64
|
[core] now name the port of tiles using the relative index of the subblocks in each tile, rather than the unique index of subblocks across a complete fabric. This avoids all the conflicts in naming
|
2023-09-20 20:34:21 -07:00 |
|
tangxifan
|
fda768bc4a
|
Merge pull request #1365 from lnis-uofu/dependabot/submodules/yosys-35a0568
Bump yosys from `e2b6133` to `35a0568`
|
2023-09-20 20:19:26 -07:00 |
dependabot[bot]
|
8dab580d48
|
Bump yosys from `e2b6133` to `35a0568`
Bumps [yosys](https://github.com/YosysHQ/yosys) from `e2b6133` to `35a0568`.
- [Release notes](https://github.com/YosysHQ/yosys/releases)
- [Commits](e2b613355d...35a05686c4)
---
updated-dependencies:
- dependency-name: yosys
dependency-type: direct:production
...
Signed-off-by: dependabot[bot] <support@github.com>
|
2023-09-20 06:41:33 +00:00 |
|
tangxifan
|
6f7c28fa1d
|
Merge pull request #1364 from lnis-uofu/patch_update
Pulling refs/heads/master into master
|
2023-09-19 11:17:23 -07:00 |
github-actions[bot]
|
46abf16931
|
Updated Patch Count
|
2023-09-19 18:14:23 +00:00 |
|
tangxifan
|
90a1a8880f
|
Merge pull request #1363 from lnis-uofu/dependabot/submodules/yosys-e2b6133
Bump yosys from `b84ed5d` to `e2b6133`
|
2023-09-19 09:34:55 -07:00 |
|
tangxifan
|
b264678242
|
Merge pull request #1361 from lnis-uofu/xt_module_naming
Fully Customizable Module Names
|
2023-09-19 09:34:30 -07:00 |
|
dependabot[bot]
|
f21b14c1c0
|
Bump yosys from `b84ed5d` to `e2b6133`
Bumps [yosys](https://github.com/YosysHQ/yosys) from `b84ed5d` to `e2b6133`.
- [Release notes](https://github.com/YosysHQ/yosys/releases)
- [Commits](b84ed5d3ad...e2b613355d)
---
updated-dependencies:
- dependency-name: yosys
dependency-type: direct:production
...
Signed-off-by: dependabot[bot] <support@github.com>
|
2023-09-19 06:53:50 +00:00 |
|
tangxifan
|
c105b56bf0
|
[core] code format
|
2023-09-18 23:31:27 -07:00 |
|
tangxifan
|
43fd08a3fe
|
[core] fixed a bug
|
2023-09-18 23:31:09 -07:00 |
|
tangxifan
|
1cf119f8d1
|
[doc] comment on the use of fpga_top and fpga_core
|
2023-09-18 20:48:06 -07:00 |
|
tangxifan
|
54475eb7bf
|
Merge branch 'master' into xt_module_naming
|
2023-09-18 20:44:09 -07:00 |
|
tangxifan
|
4d11f73471
|
[core] fixed a bug
|
2023-09-18 20:43:15 -07:00 |
|
tangxifan
|
e49bed10ca
|
Merge pull request #1362 from lnis-uofu/xt_readthdocs
Update .readthedocs.yml to check if python version causes build failures.
|
2023-09-18 20:27:25 -07:00 |
|
tangxifan
|
b52a5b7858
|
[doc] debugging
|
2023-09-18 18:31:47 -07:00 |
|
tangxifan
|
9cd4c8498c
|
[doc] debugging
|
2023-09-18 18:08:01 -07:00 |
|
tangxifan
|
3217d1f57a
|
[doc] debugging
|
2023-09-18 18:06:04 -07:00 |
|
tangxifan
|
973192e5aa
|
[doc] update requirements
|
2023-09-18 18:01:45 -07:00 |
|
tangxifan
|
5807af97b1
|
Update .readthedocs.yml
|
2023-09-18 16:54:06 -07:00 |
|
tangxifan
|
0495ea67cc
|
Merge branch 'xt_module_naming' of github.com:lnis-uofu/OpenFPGA into xt_module_naming
|
2023-09-18 16:40:03 -07:00 |
|
tangxifan
|
a1e609c901
|
[core] fixed some bugs
|
2023-09-18 16:39:07 -07:00 |
|
tangxifan
|
56231ad08a
|
Merge branch 'master' into xt_module_naming
|
2023-09-18 15:38:19 -07:00 |
|
tangxifan
|
1daabb990e
|
[core] code format
|
2023-09-18 15:35:13 -07:00 |
|
tangxifan
|
110301a2e4
|
[core] now tile port naming can follow index
|
2023-09-18 15:34:40 -07:00 |
|
tangxifan
|
e46e58527a
|
[core] code format
|
2023-09-17 23:16:38 -07:00 |
|
tangxifan
|
eeb1bd6662
|
[core] fixed some bugs
|
2023-09-17 23:16:15 -07:00 |
|
tangxifan
|
c6175aa514
|
[core] code format
|
2023-09-17 22:37:48 -07:00 |
|
tangxifan
|
ef97127c63
|
[core] fixed some bugs in testbenches when renaming top modules
|
2023-09-17 22:34:00 -07:00 |
|
tangxifan
|
c14277a674
|
[core] fixing bugs
|
2023-09-17 17:57:57 -07:00 |
|
tangxifan
|
d5152dc16d
|
[core] fixed a bug on the hierarchy writer
|
2023-09-17 17:42:25 -07:00 |
|
tangxifan
|
3fd60a165d
|
[test] typo
|
2023-09-17 17:42:15 -07:00 |
|
tangxifan
|
11e976ec92
|
[test] add a new test to validate renaming on fpga top/core modules
|
2023-09-17 17:38:37 -07:00 |
|
tangxifan
|
4ccb4737be
|
[core] code format
|
2023-09-17 17:33:10 -07:00 |
|
tangxifan
|
f79da76656
|
[core] supporting renaming on all the verilog modules
|
2023-09-17 17:29:11 -07:00 |
|
tangxifan
|
7e71f655df
|
[doc] typo
|
2023-09-17 13:46:54 -07:00 |
|
tangxifan
|
72a3c05747
|
[core] code format
|
2023-09-17 13:29:30 -07:00 |
|
tangxifan
|
0ef1e0bde5
|
[test] add a new test to validate renaming rules
|
2023-09-17 13:29:12 -07:00 |
|
tangxifan
|
ccd4c1861b
|
[core] developing new command to write module naming rules
|
2023-09-16 19:37:06 -07:00 |
|
tangxifan
|
9e303e9529
|
[doc] update for renaming modules
|
2023-09-16 19:19:53 -07:00 |
|
tangxifan
|
32df673d72
|
[core] code format
|
2023-09-16 18:35:33 -07:00 |
|
tangxifan
|
200ecad74a
|
[core] fixed bugs in bitgen
|
2023-09-16 18:34:55 -07:00 |
|
tangxifan
|
058bb1ef51
|
[core] code format
|
2023-09-16 18:24:38 -07:00 |
|
tangxifan
|
6fc2924438
|
[core] syntax
|
2023-09-16 18:16:30 -07:00 |
|
tangxifan
|
d61d88f12e
|
[core] fixed some bugs in verilog writer due to renaming
|
2023-09-16 18:13:22 -07:00 |
|
tangxifan
|
559fa45d89
|
[test] add a new test to validate module renaming using index
|
2023-09-16 17:55:52 -07:00 |
|
tangxifan
|
67deac9f47
|
Merge pull request #1359 from lnis-uofu/patch_update
Pulling refs/heads/master into master
|
2023-09-16 12:50:43 -07:00 |
|
tangxifan
|
37573abc22
|
[core] code format
|
2023-09-15 23:32:40 -07:00 |
|
tangxifan
|
c85c64eb5a
|
[core] syntax
|
2023-09-15 23:30:34 -07:00 |
|
tangxifan
|
bc407e5d69
|
[core] code complete for rename modules
|
2023-09-15 23:22:31 -07:00 |