This website requires JavaScript.
Explore
Help
Sign In
riscv
/
OpenFPGA
mirror of
https://github.com/lnis-uofu/OpenFPGA.git
Watch
1
Star
0
Fork
You've already forked OpenFPGA
0
Code
Issues
Projects
Releases
Wiki
Activity
3,175
Commits
72
Branches
8
Tags
105
MiB
6492d8f3a8
Commit Graph
3 Commits
Author
SHA1
Message
Date
tangxifan
87b2c1f3b8
[Tool] Upgrade openfpga engine to support multi-clock frequency definiton and their usage in testbench/SDC generation
2021-01-15 12:01:53 -07:00
tangxifan
81e56d45d6
[Tool] Update FPGA-SDC to use the new data structure for global ports
2020-11-10 21:17:17 -07:00
tangxifan
c2e5d6b8e2
add options to dsiable SDC for non-clock global ports
2020-03-25 14:38:13 -06:00