riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
2,329 Commits 70 Branches 8 Tags 105 MiB
Commit Graph

1 Commits

Author SHA1 Message Date
tangxifan 743167521a add Verilog design for fracturable 32k memory 2020-08-18 21:13:46 -06:00