riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
5,979 Commits 70 Branches 8 Tags 105 MiB
Commit Graph

5979 Commits

Author SHA1 Message Date
tangxifan 1fb39f803b [doc] updated vpr arch naming rules 2023-01-13 19:52:58 -08:00
tangxifan a06ee30ca0 [arch] added a new vpr arch where clock can be generated by internal logics 2023-01-13 19:35:00 -08:00
tangxifan 1353577351 [test] added a new test to validate locally generated clocks 2023-01-13 16:45:30 -08:00
tangxifan 6400605603 [benchmark] add clock divider 2023-01-13 16:39:06 -08:00
dependabot[bot] dc5f38b9a3
Bump yosys-plugins from `e81b0c1` to `76b39f3` 
Bumps [yosys-plugins](https://github.com/SymbiFlow/yosys-symbiflow-plugins) from `e81b0c1` to `76b39f3`.
- [Release notes](https://github.com/SymbiFlow/yosys-symbiflow-plugins/releases)
- [Commits](e81b0c14d5...76b39f33ee)

---
updated-dependencies:
- dependency-name: yosys-plugins
  dependency-type: direct:production
...

Signed-off-by: dependabot[bot] <support@github.com>
 2023-01-13 07:03:50 +00:00
tangxifan c7db77e6ea
Merge pull request #996 from lnis-uofu/patch_update 
Pulling refs/heads/master into master
 2023-01-12 18:23:21 -08:00
github-actions[bot] fdda2921b4 Updated Patch Count 2023-01-13 00:02:42 +00:00
tangxifan 0dde9b4ee0
Merge pull request #995 from lnis-uofu/doc_cleanup 
[doc] remove temp files
 2023-01-12 11:52:48 -08:00
tangxifan c7ad0c1eb8 [doc] remove temp files 2023-01-12 10:52:18 -08:00
tangxifan dba59b0460
Merge pull request #993 from lnis-uofu/ext_exec 
New command ``ext_exec`` to allow system call; Automate bus group generation in openfpga shell scripts
 2023-01-11 20:14:47 -08:00
tangxifan 0375ec8501
Merge branch 'master' into ext_exec 2023-01-11 17:19:22 -08:00
tangxifan c55d54d325 [code] format 2023-01-11 17:19:04 -08:00
tangxifan 9b109edaa1 [doc] added a new command 2023-01-11 17:14:06 -08:00
tangxifan bbf83101be [test] deploy new test to ci 2023-01-11 17:11:28 -08:00
tangxifan c7dc3ce7dc [test] pass 2023-01-11 17:10:29 -08:00
tangxifan f6f153ace4 [test] debugging 2023-01-11 17:06:31 -08:00
tangxifan d5ebbeea9a [test] adding a new test to show how to automate generation of bus group files 2023-01-11 16:59:54 -08:00
tangxifan c00c43cbd4 [core] fixed a few bugs 2023-01-11 16:39:25 -08:00
tangxifan 9bbb09ef0f [core] adding a new command 'exec_external' to run system call 2023-01-11 16:31:26 -08:00
tangxifan 9424806416
Merge pull request #992 from lnis-uofu/patch_update 
Pulling refs/heads/master into master
 2023-01-11 16:04:02 -08:00
github-actions[bot] d7e55cfebb Updated Patch Count 2023-01-12 00:02:31 +00:00
tangxifan e6b1a6cb9d
Merge pull request #989 from lnis-uofu/dependabot/submodules/yosys-plugins-e81b0c1 
Bump yosys-plugins from `ca5bb9a` to `e81b0c1`
 2023-01-11 13:20:24 -08:00
dependabot[bot] a10aff4dec
Bump yosys-plugins from `ca5bb9a` to `e81b0c1` 
Bumps [yosys-plugins](https://github.com/SymbiFlow/yosys-symbiflow-plugins) from `ca5bb9a` to `e81b0c1`.
- [Release notes](https://github.com/SymbiFlow/yosys-symbiflow-plugins/releases)
- [Commits](ca5bb9a2ba...e81b0c14d5)

---
updated-dependencies:
- dependency-name: yosys-plugins
  dependency-type: direct:production
...

Signed-off-by: dependabot[bot] <support@github.com>
 2023-01-10 07:04:42 +00:00
tangxifan 0b2241c4e4
Merge pull request #988 from lnis-uofu/patch_update 
Pulling refs/heads/master into master
 2023-01-09 16:04:50 -08:00
github-actions[bot] a5a92b4f0c Updated Patch Count 2023-01-10 00:02:33 +00:00
tangxifan 3c0ca84158
Merge pull request #987 from lnis-uofu/dependabot/submodules/vtr-verilog-to-routing-c8f5a65 
Bump vtr-verilog-to-routing from `3637125` to `c8f5a65`
 2023-01-09 12:06:17 -08:00
tangxifan 0e4d5fdd29
Merge pull request #986 from lnis-uofu/hide_cmd 
Now hidden commands are not allowed to be called through interactive mode and script model in OpenFPGA shell
 2023-01-09 11:50:03 -08:00
dependabot[bot] 1ea99d9496
Bump vtr-verilog-to-routing from `3637125` to `c8f5a65` 
Bumps [vtr-verilog-to-routing](https://github.com/verilog-to-routing/vtr-verilog-to-routing) from `3637125` to `c8f5a65`.
- [Release notes](https://github.com/verilog-to-routing/vtr-verilog-to-routing/releases)
- [Commits](36371250eb...c8f5a653bf)

---
updated-dependencies:
- dependency-name: vtr-verilog-to-routing
  dependency-type: direct:production
...

Signed-off-by: dependabot[bot] <support@github.com>
 2023-01-09 07:06:02 +00:00
tangxifan ff0a4dfccb [lib] format 2023-01-08 22:41:07 -08:00
tangxifan aec592b27e [lib] now shell forbids to call any hidden commands from interactive mode or script mode 2023-01-08 22:34:35 -08:00
tangxifan da7153f031 [lib] typo which causes shell show hidden commands mistakenly 2023-01-08 21:43:35 -08:00
tangxifan 2e84a48779
Merge pull request #984 from lnis-uofu/patch_update 
Pulling refs/heads/master into master
 2023-01-07 15:22:28 -08:00
github-actions[bot] 305282086e Updated Patch Count 2023-01-07 23:15:49 +00:00
tangxifan 1bbae211e0
Merge pull request #983 from lnis-uofu/cmd_template 
Now OpenFPGA commands are template functions
 2023-01-07 14:57:42 -08:00
tangxifan b569d6b603 [core] format 2023-01-07 11:40:17 -08:00
tangxifan d2632b17cd [lib] bug 2023-01-07 11:39:26 -08:00
tangxifan c7a4d25e35 [core] now all the commands can be optionally hidden 2023-01-07 11:36:10 -08:00
tangxifan 4385b364af [code] now setup command can be hidden optionally 2023-01-07 11:18:43 -08:00
tangxifan 7028c1ec72 [lib] now openfpga shell supports a new type of executive functions 2023-01-07 11:17:02 -08:00
tangxifan 9b5b1b0da7 [core] clang syntax error 2023-01-07 09:18:58 -08:00
tangxifan fadd08c005 Merge branch 'cmd_template' of github.com:lnis-uofu/OpenFPGA into cmd_template 2023-01-06 22:39:02 -08:00
tangxifan 52e803804d [core] add missing file 2023-01-06 22:37:55 -08:00
tangxifan faa92fa612
Merge branch 'master' into cmd_template 2023-01-06 21:45:23 -08:00
tangxifan 7239782dc1
Merge pull request #981 from lnis-uofu/dependabot/submodules/yosys-plugins-ca5bb9a 
Bump yosys-plugins from `dfc1b73` to `ca5bb9a`
 2023-01-06 21:45:14 -08:00
tangxifan 279e790fd8 [core] rename file to avoid collision 2023-01-06 21:41:52 -08:00
tangxifan 2fc047daff [core] format 2023-01-06 21:11:12 -08:00
tangxifan cf824e7161 [core] now bitstream commands follow templates 2023-01-06 21:08:50 -08:00
tangxifan 26c294679a [core] now setup commands follow templates 2023-01-06 20:52:37 -08:00
tangxifan a99794f51c [core] now FPGA-SDC commands follow templates 2023-01-06 19:22:51 -08:00
tangxifan 401b640852 [core] format 2023-01-06 17:50:47 -08:00