This website requires JavaScript.
Explore
Help
Sign In
riscv
/
OpenFPGA
mirror of
https://github.com/lnis-uofu/OpenFPGA.git
Watch
1
Star
0
Fork
You've already forked OpenFPGA
0
Code
Issues
Projects
Releases
Wiki
Activity
5,014
Commits
70
Branches
8
Tags
105
MiB
27f4a174b0
Commit Graph
1 Commits
Author
SHA1
Message
Date
tangxifan
90a00da1df
[Script] Split rewrite yosys scripts into two runs because yosys cannot output consistent verilog files using 'design -reset'
2021-03-10 13:56:35 -07:00