This website requires JavaScript.
Explore
Help
Sign In
riscv
/
OpenFPGA
mirror of
https://github.com/lnis-uofu/OpenFPGA.git
Watch
1
Star
0
Fork
You've already forked OpenFPGA
0
Code
Issues
Projects
Releases
Wiki
Activity
610
Commits
71
Branches
8
Tags
105
MiB
1a5c5ff4a6
Commit Graph
3 Commits
Author
SHA1
Message
Date
AurelienUoU
19ccbce9d0
Rename option to use circuit_model rather than spice_model
2019-07-12 16:18:28 -06:00
tangxifan
f43955037c
remove input port requirements for SRAM circuit module
2019-06-10 15:29:44 -06:00
tangxifan
5a97e3e602
update Makefile t
2019-05-03 11:48:41 -06:00