tangxifan
|
12ac7d501a
|
[ci] update dependency requirement for openssl
|
2023-09-06 17:33:43 -07:00 |
tangxifan
|
8f634acf4d
|
[ci] debugging
|
2022-11-04 19:27:16 -07:00 |
tangxifan
|
49fccc530f
|
[ci] add apt-get source for gcc-11
|
2022-11-04 14:15:27 -07:00 |
tangxifan
|
04e1ef56b3
|
[ci] remove sudo in install dependency scripts as docker build does not support it
|
2022-11-04 14:01:56 -07:00 |
tangxifan
|
5e220048ab
|
[ci] add XML lint to dependency; enable xml format in CI
|
2022-10-07 10:21:14 -07:00 |
tangxifan
|
5d9e918d5d
|
[ci] enable check C/C++ format on CI
|
2022-10-06 18:26:06 -07:00 |
tangxifan
|
7eef63464e
|
[ci] add missing package to dependency build script
|
2022-08-24 19:58:39 -07:00 |
tangxifan
|
cd1c77c4d9
|
[ci] remove support for gcc-6
|
2022-08-24 17:01:25 -07:00 |
tangxifan
|
843aaf79ff
|
[ci] syntax error
|
2022-08-24 16:54:29 -07:00 |
tangxifan
|
665d0dadec
|
[ci] add comments to install dependency scripts
|
2022-08-24 16:42:27 -07:00 |
tangxifan
|
9de78c3bf0
|
[ci] enable sudo
|
2022-08-24 16:34:41 -07:00 |
tangxifan
|
704dba10e4
|
[ci] streamline workflow file by moving cmake commands to top-level makefile
|
2022-08-24 16:26:12 -07:00 |
Ganesh Gore
|
4c5d2272a3
|
Updated docker base images
|
2022-06-09 19:46:27 -06:00 |
tangxifan
|
8ab090651a
|
[FPGA-Verilog] Now port/wire names uses "__" to avoid collision with FPGA global ports
|
2022-03-16 20:51:37 +08:00 |
coolbreeze413
|
f60f5b4ae5
|
add wget to list of dependencies
|
2021-10-08 03:22:30 +05:30 |
Ashton Snelgrove
|
6f42d0c795
|
Add missing tcl dependencies
|
2020-12-22 18:14:09 -07:00 |
Ashton Snelgrove
|
e280b5b344
|
Add docker build workflow and fix submodule issues.
|
2020-12-22 17:37:14 -07:00 |