tangxifan
23e7f7f1f5
[Script] Update default list of result extraction for openfpga flow
2021-03-23 11:06:42 -06:00
tangxifan
adfbd28a7a
[Script] Add a simple QoR checker
2021-03-23 11:06:16 -06:00
tangxifan
61eddb08de
[Test] Update task configuration by commenting out high-runtime VTR benchmarks
2021-03-22 14:42:42 -06:00
tangxifan
55d1004cf2
[Benchmark] Add missing DPRAM module to LU32PEEng
2021-03-22 14:41:38 -06:00
tangxifan
5fc83ebea3
[Benchmark] Add missing DPRAM modules to LU8PEEng
2021-03-22 14:38:00 -06:00
tangxifan
b828f91a78
[Benchmark] Add missing DPRAM and SPRAM modules to mcml
2021-03-22 14:13:05 -06:00
tangxifan
d050f1b746
[Script] Enable fast bitstream generation for VTR benchmarks
2021-03-22 12:54:36 -06:00
tangxifan
4bfd0c0a02
[Test] Enable more VTR benchmark in testing
2021-03-22 12:53:30 -06:00
tangxifan
b906ab814e
[Benchmark] Add missing DPRAM module to mkPktMerge
2021-03-22 12:51:23 -06:00
tangxifan
310c2a9495
[Benchmark] Add missing DPRAM module to mkDelayWorker32B
2021-03-22 12:51:02 -06:00
tangxifan
707247283c
[Benchmark] Add missing DPRAM module to mkSMAdapter4B
2021-03-22 12:50:39 -06:00
tangxifan
eb056e2afd
[Benchmark] Add missing DPRAM module to or1200
2021-03-22 12:50:17 -06:00
tangxifan
7fd345a616
[Script] Solved the problem on BRAM mapping in the yosys script supporting both DSP and BRAMs
2021-03-22 10:39:47 -06:00
tangxifan
cc10b10703
[Test] Enable more benchmarks for testing; See problems when mapping BRAMs
2021-03-20 22:53:37 -06:00
tangxifan
169ee53b79
[Benchmark] Add missing modules to VTR benchmarks
2021-03-20 22:53:17 -06:00
tangxifan
eca2a35612
[Script] Add route chan width option to vtr openfpga script
2021-03-20 22:00:09 -06:00
tangxifan
9a3aff274f
[Test] Use fix routing channel width to save runtime for VTR benchmarks
2021-03-20 21:59:44 -06:00
tangxifan
ca9a70fc88
[Test] Comment out benchmarks have problems in synthesis
2021-03-20 21:29:21 -06:00
tangxifan
125e94a6b3
[Test] Add full VTR benchmark (with most commented); ready for massive testing
2021-03-20 21:01:18 -06:00
tangxifan
2bd8ef2af9
[Benchmark] Patch boundtop.v with missing SPRAM module
2021-03-20 21:00:53 -06:00
tangxifan
cb07848475
[Script] Remove verilog and SDC generation from vtr benchmark openfpga script; Focus on bitstream generation
2021-03-20 18:11:54 -06:00
tangxifan
f3792bc6f6
[Test] Update VTR benchmark test case to include DSP example benchmark
2021-03-20 18:09:19 -06:00
tangxifan
477a522885
[HDL] Rename tech lib to be consistent with arch name changes
2021-03-20 18:08:03 -06:00
tangxifan
911979a731
[Arch] Update heterogenous architecture for vtr benchmark by adding mult36
2021-03-20 18:04:59 -06:00
tangxifan
1185f7b8bf
[Script] Add a template yosys script to enable DSP mapping
2021-03-20 17:05:30 -06:00
tangxifan
6bf4880c50
[benchmark] Add vtr benchmark
2021-03-17 15:24:26 -06:00
tangxifan
f9dc7c1b54
[HDL] Add dual-port RAM 1024x8 bit HDL decription as a primitive module of OpenFPGA cells
2021-03-17 15:15:22 -06:00
tangxifan
08a86e056a
[Test] Add vtr benchmark regression test
2021-03-17 15:13:58 -06:00
tangxifan
7eeb35d21f
[Script] Bug fix in yosys script to synthesis BRAM
2021-03-17 15:12:04 -06:00
tangxifan
1976a8068f
[Test] Add test case to run vtr benchmarks (Currently, only ch_instrinsic is included; more to be added)
2021-03-17 15:11:17 -06:00
tangxifan
deee7ba366
[Script] Add example script to run vtr benchmarks
2021-03-17 15:10:56 -06:00
tangxifan
910f8471dd
[Arch] Add a representative heterogeneous FPGA architecture with single-mode BRAM (which can be synthesized by Yosys)
2021-03-17 15:10:05 -06:00
tangxifan
76113a80fa
[HDL] Add an adhoc yosys technology library for a heterogeneous FPGA architecture
2021-03-17 15:09:12 -06:00
tangxifan
e1f8b252b1
Merge branch 'master' into yosys_heterogeneous_block_support
2021-03-16 20:05:21 -06:00
tangxifan
d12a8a03fd
[Test] Update test case using yosys bram parameters
2021-03-16 19:52:17 -06:00
tangxifan
094b3e9b90
[Script] Use parameters in template yosys script supporting BRAMs
2021-03-16 19:51:48 -06:00
tangxifan
cea43c2c45
[HDL] Add SPRAM module to generic yosys tech lib for openfpga usage
2021-03-16 18:04:31 -06:00
tangxifan
73b06256d0
[Test] Deploy the new yosys script supporting BRAM to regression tests
2021-03-16 16:52:59 -06:00
tangxifan
84778bd38d
[Script] Add new yosys script to support architectures with BRAMs
2021-03-16 16:52:18 -06:00
tangxifan
090f483a11
[Script] Now task-run script support the use of env variables openfpga_path in yosys scripts
2021-03-16 16:45:57 -06:00
tangxifan
76837e02e6
[Script] Rename yosys script supporting bram and restructure techlib files
2021-03-16 16:16:53 -06:00
tangxifan
e61857aa2b
Merge branch 'master' into ganesh_dev
2021-03-11 19:17:02 -07:00
tangxifan
366bec232c
[Test] Now lut_adder_test passed end-of-flow verification; Deploy it to CI
2021-03-11 15:25:48 -07:00
tangxifan
bb2a02c9ad
[HDL] Patch the superLUT HDL code to be consistent with (qlf_k4n8_sim.v)[ https://github.com/lnsharma/yosys/blob/add_qlf_k4n8_dev/techlibs/quicklogic/qlf_k4n8_cells_sim.v ]
2021-03-11 15:23:14 -07:00
tangxifan
baf162e401
[Arch] Comment out dummy circuit model for adder_lut model in QL's cell sim library. which is no longer used in verification
2021-03-10 22:45:19 -07:00
tangxifan
a6186db315
[Test] Update bitstream annotation with new syntax
2021-03-10 20:45:17 -07:00
tangxifan
7d07f5d8cb
[Test] Update bitstream setting example with mode bit overwriting
2021-03-10 15:34:53 -07:00
tangxifan
b42541d84e
[Flow] Support multiple iterations in rewriting yosys scripts
2021-03-10 14:10:35 -07:00
tangxifan
90a00da1df
[Script] Split rewrite yosys scripts into two runs because yosys cannot output consistent verilog files using 'design -reset'
2021-03-10 13:56:35 -07:00
tangxifan
d21909ad6c
[Test] Use custom rewriting script in lut_adder test
2021-03-10 13:48:20 -07:00
tangxifan
0e772bc3b4
[Script] Patch the yosys rewrite script to avoid existing blif outputs
2021-03-10 13:47:30 -07:00
tangxifan
7adb78b159
[Script] Add a template yosys script with rewriting at the end
2021-03-10 13:40:31 -07:00
tangxifan
035043d0d8
[Script] Revert to the state that post synthesis verilog is not required for yosys_vpr
2021-03-10 13:36:11 -07:00
tangxifan
5d46537b5b
[Script] Allow users to specify custom post-synthesis verilog for simulation
2021-03-10 11:45:55 -07:00
tangxifan
aafd87c3f9
[Flow] Update flow-run to support custom yosys rewrite scripts
2021-03-10 11:36:29 -07:00
Tarachand Pagarani
db8ea86b2f
update tests to use no_ff_map and remove tests that need async set/reset for now
2021-03-10 10:04:45 -08:00
Tarachand Pagarani
608bd1f658
comment out desings that utilize local async reset/preset
2021-03-09 19:24:01 -08:00
Tarachand Pagarani
7f4c20ff33
comment out desings that utilize local async reset/preset
2021-03-09 10:37:06 -08:00
Tarachand Pagarani
c4b83aeaa9
bypas ff map for quicklogic example openfpga flow till xml can support ff pb_type
2021-03-09 00:46:40 -08:00
tangxifan
2daa770319
[Arch] Update openfpga architecture to include quicklogic cell sim
2021-03-08 21:40:29 -07:00
tangxifan
812d8c950e
[Script] Update quicklogic's script to output correct verilog file name
2021-03-08 21:39:44 -07:00
tangxifan
37aa42d305
[Test] Patch task configuration file for lut_adder_test to use correct rewrite script
2021-03-08 21:38:51 -07:00
tangxifan
c53c41b7a5
[Script] Fine-tune quicklogic yosys script to output correct post-synthesis verilog file
2021-03-08 21:09:23 -07:00
tangxifan
131643dcc0
[Flow] Bug fix for yosys rewrite function in openfpga flow-run script
2021-03-08 21:08:55 -07:00
ganeshgore
b860722893
Fixed parameter ys_rewrite_params name bug
2021-03-08 10:34:39 -07:00
ganeshgore
52de55e7eb
Merge branch 'master' into ganesh_dev
2021-03-08 10:15:06 -07:00
tangxifan
906d2fa72d
Merge branch 'master' into shift_reg
2021-03-08 09:24:29 -07:00
Ganesh Gore
7a35811430
[Flow] Yosys rewrite support
2021-03-08 00:35:47 -07:00
Ganesh Gore
67cd9a69b7
[Flow] Extended yosys variable subtitution
2021-03-08 00:21:07 -07:00
Lalit Sharma
7945628307
Adding YOSYS_ARGS instead of YOSYS_MODE. Also commenting vpr_formal_verification for lut_adder_test. Ganesh to do changes to allow yosys generated verilog to be used for verification
2021-03-07 22:25:01 -08:00
Lalit Sharma
6a1ce01084
Replacing YOSYS_FAMILY & YOSYS_MODE with YOSYS_ARGS
2021-03-07 22:02:11 -08:00
Tarachand Pagarani
ce76c58422
add shift register test case
2021-03-05 09:06:05 -08:00
Lalit Sharma
2b2acae757
Adding command to generate verilog file out of yosys run
2021-03-05 04:07:02 -08:00
Lalit Sharma
0cbad747a1
Incorporating review comments on approach to follow to dynamically select yosys_mode and yosys_family
2021-03-04 01:10:47 -08:00
Lalit Sharma
817729ac86
Added variable YOSYS_MODE, YOSYS_FAMILY in ys script to dynamically pick adder/no_adder mode or family. User can specify their choice in SYNTHESIS_PARAM: bench_yosys_mode, bench_yosys_family variables
2021-03-01 22:31:15 -08:00
tangxifan
e34380a654
Merge branch 'master' into default_net_type
2021-03-01 08:38:58 -07:00
Lalit Sharma
ea4aee8cb2
For time-being yosys script running in no_adder mode.
2021-02-28 22:07:23 -08:00
Lalit Sharma
0038496d9c
Replacing -openfpga with -family qlf_k4n8
2021-02-28 21:08:47 -08:00
tangxifan
b4b6ada06f
[Script] Correct bugs in example scripts using default_net_type
2021-02-28 16:31:44 -07:00
tangxifan
86930d63d3
[Test] Deploy new test to CI
2021-02-28 16:18:46 -07:00
tangxifan
b90a17543d
[Test] Add new test case to test default nettype in different verilog syntax
2021-02-28 16:16:45 -07:00
tangxifan
9f4d05da67
[Test] Bug fix for new test case
2021-02-28 16:11:30 -07:00
tangxifan
8cc2c7d924
[Script] Bug fix for default net type example script
2021-02-28 12:35:44 -07:00
tangxifan
6d419fed41
[Test] Deploy verilog default net wire type test case to CI
2021-02-28 12:33:48 -07:00
tangxifan
18a7041424
[Test] Add default net type test for explicit port mapping
2021-02-28 12:31:32 -07:00
tangxifan
0723b79bce
[Script] Add example script for verilog default net type
2021-02-28 12:29:56 -07:00
tangxifan
27200e3daa
[Test] Update regression test cases for fpga verilog
2021-02-28 12:24:36 -07:00
tangxifan
ff29cc3dff
[Test] Move tests to a test group
2021-02-28 12:23:35 -07:00
tangxifan
9cb1ca42fe
[Test] Deploy default net type option to test case
2021-02-28 12:20:43 -07:00
tangxifan
ae05871b1f
[Script] Remove default net type from an example script; Limit it to some test cases
2021-02-28 12:19:14 -07:00
tangxifan
d7eb159726
[Script] Add default net type option to example openfpga shell scripts
2021-02-28 12:08:30 -07:00
tangxifan
0d82e4939c
[Test] Use unified quicklogic synthesis script and enable end-of-flow tests
2021-02-26 09:35:40 -07:00
tangxifan
744d87cb4e
[Script] Now use implicit port mapping for Verilog testbenches to avoid renaming issues
2021-02-26 09:34:52 -07:00
tangxifan
870d3a0e27
Merge branch 'master' into dev
2021-02-26 09:28:42 -07:00
Lalit Sharma
1082d3c677
Renaming file qlf_k4n8_yosys.ys to qlf_yosys.ys
2021-02-25 23:39:07 -08:00
Lalit Sharma
1e48d4f6dc
Modifying custom yosys script file name
2021-02-25 22:21:39 -08:00
tangxifan
4c2a88e27f
[Arch] Comment out yosys tech lib Verilog to see if it caused CI failed in iVerilog compilation; Now suspect that iVerilog v10.1 on CI is low; Local test with iVerilog v10.3 passed
2021-02-24 11:51:10 -07:00
tangxifan
0ce9b66c75
[Arch] Add a dummy adder lut circuit model to support HDL simulation
2021-02-24 10:09:44 -07:00
tangxifan
86a602d381
[Test] Deploy new test to CI
2021-02-23 19:55:07 -07:00
tangxifan
a62786986b
[Test] Turn off verification in adder lut test temporarily
2021-02-23 19:03:25 -07:00
tangxifan
ad25944e59
[Arch] Patched superLUT architecture example when trying adder8 synthesis script
2021-02-23 19:00:27 -07:00
tangxifan
53df7f69e7
[Test] Bug fix in the test case using lut adder
2021-02-23 16:59:46 -07:00
tangxifan
db71cc8a16
[Test] Add LUT adder test using quicklogic synthesis script
2021-02-23 16:50:58 -07:00
tangxifan
19f6b221b1
[Test] Rework comments on runtime
2021-02-22 15:25:57 -07:00
tangxifan
4803b0ce42
[Test] Add test case for sdc controller
2021-02-22 15:02:14 -07:00
tangxifan
c7a9a4e896
[Flow] Add new script to run bitstream generation for multi-clock fix-size FPGAs
2021-02-22 15:01:50 -07:00
tangxifan
ca135f3325
[Arch] Add flagship architecture with 8-clock
2021-02-22 15:01:18 -07:00
tangxifan
2e2b1cb6e7
[Test] Use hetergenenous FPGA architecture in quicklogic tests
2021-02-22 13:41:04 -07:00
tangxifan
1c09c55e9f
[Arch] Add hetergenenous 8-clock FPGA architecture
2021-02-22 13:38:50 -07:00
tangxifan
b3fed683f9
[Test] Deploy test to CI
2021-02-22 12:43:30 -07:00
tangxifan
bc30f62c5a
[Test] Add test for sdc controller
2021-02-22 12:41:53 -07:00
tangxifan
60dc194d8f
[Test] Bug fix in the 5clock test case
2021-02-22 11:46:23 -07:00
tangxifan
71e0026a50
[Test] Add new test for 5-clock counter to quicklogic tests
2021-02-22 11:32:17 -07:00
tangxifan
2bb588dacf
[Flow] Add a new script for generating bitstream for multi-clock architectures
2021-02-22 11:31:24 -07:00
tangxifan
77896379e2
[Arch] Add simulation setting for 8-clock architectures
2021-02-22 11:10:03 -07:00
tangxifan
16debe49f6
[Arch] Add more comments on the 4 clock simulation setting file
2021-02-22 11:04:34 -07:00
tangxifan
0ac75723af
[Arch] Add new architecture with 8 clocks
2021-02-22 11:00:45 -07:00
tangxifan
b9c2564a7e
[Arch] Add VPR architecture with 5 clocks to test counter with 5 clocks
2021-02-22 10:49:21 -07:00
tangxifan
bc8aa0ebc6
[Test] Remove routing test from quicklogic's flow test
2021-02-22 10:22:47 -07:00
tangxifan
2dbdc2644f
[Benchmark] Remove replicate micro benchmarks
2021-02-22 10:22:19 -07:00
tangxifan
9b6b2068ee
[Test] Move MCNC test to benchmark sweep test group
2021-02-22 10:18:34 -07:00
tangxifan
c1f4a434e4
[Doc] Update README for the regression test tasks
2021-02-22 10:17:02 -07:00
tangxifan
d6a02a985e
Merge pull request #248 from lnis-uofu/add_quicklogic_tests
...
Disabling verilog testbench generation for quicklogic tests
2021-02-22 09:02:29 -07:00
Lalit Sharma
d842026672
Disabling verilog testbench generation for quicklogic tests
2021-02-21 21:58:23 -08:00
Lalit Narain Sharma
be5e0cdea9
Merge pull request #241 from lnis-uofu/add_quicklogic_tests
...
Adding quicklogic tests and updating the corresponding conf file to r…
2021-02-22 09:50:26 +05:30
Lalit Sharma
576e6753f6
Removing 2 more tests which are variant of and design
2021-02-19 09:11:19 -08:00
Lalit Sharma
d4c5a5655a
Removing blif file as well as and2 testcase
2021-02-19 08:55:17 -08:00
Lalit Sharma
6de0954ca5
Uncommenting all benchmarks except 2 that requires multiple clocks
2021-02-19 08:40:26 -08:00
tangxifan
e08ac1a41e
[Test] Deploy synthesizable verilog test to CI
2021-02-18 19:37:45 -07:00
tangxifan
e19fc15fec
[Test] bug fix in test case
2021-02-18 19:37:45 -07:00
tangxifan
affc8cbbc4
[Test] Deploy test to CI
2021-02-18 19:37:45 -07:00
tangxifan
2e88b035ed
[Test] Add wire LUT repacker test case
2021-02-18 19:37:44 -07:00
tangxifan
1f097abe99
[Benchmark] Add micro benchmark for FIR filter
2021-02-18 19:37:44 -07:00
Lalit Sharma
69cdc11ea5
Uncommenting the tests that are running fine
2021-02-18 04:17:12 -08:00
tangxifan
d85d6e964e
Merge pull request #227 from watcag/master
...
Standard-cell flow
2021-02-17 10:11:34 -07:00
Lalit Sharma
7ee01711c2
Merge remote-tracking branch 'origin/master' into add_quicklogic_tests
2021-02-17 00:06:59 -08:00
Lalit Sharma
44a979288b
Adding quicklogic tests and updating the corresponding conf file to run them
2021-02-16 23:08:38 -08:00
tangxifan
a819375f69
[Script] Bug fix on the run_fpga_flow.py script when power analysis is disabled
2021-02-16 16:53:13 -07:00
tangxifan
2c2e493739
[Test] Remove quicklogic test from basic tests
2021-02-16 12:29:10 -07:00
tangxifan
9c19e2b365
[Test] Move regression test scripts from workflow to openfpga_flow
2021-02-16 11:55:47 -07:00
Tarachand Pagarani
426b6449d8
change the test to turn off power analysis
2021-02-15 02:45:38 -08:00
Tarachand Pagarani
3a587f663a
copy yosys output file in case power analysis setting is off
2021-02-15 02:36:02 -08:00
tangxifan
e683e00032
[HDL] Add disclaimer for the frac_lut4_arith HDL codes
2021-02-10 14:50:11 -07:00
tangxifan
9b86f3bb85
Merge branch 'master' into dev
2021-02-09 22:40:45 -07:00
tangxifan
22e675148e
[HDL] Add HDL codes for a super LUT with embedded carry logic
2021-02-09 21:13:22 -07:00
tangxifan
b81b74aa7c
[Arch] Patch architecture to support superLUT-related XML syntax
2021-02-09 20:23:32 -07:00
tangxifan
7dcc14d73f
[Arch] Bug fix in the example arch with super LUT
2021-02-09 15:52:22 -07:00
tangxifan
3ae501a5ea
[Test] Update test case to use dedicated eblif file
2021-02-09 15:51:57 -07:00
tangxifan
1712ee4edb
[Benchmark] Add a dedicated eblif to test the frac lut4 arith architecture
2021-02-09 15:41:21 -07:00
Nachiket Kapre
4c7f4bd82f
ahoy nice
2021-02-09 17:38:19 -05:00
tangxifan
2b51b36dd6
[Test] Now use the super LUT arch in the test case
2021-02-09 15:27:44 -07:00
tangxifan
56284059de
[Test] Add a test case for a super LUT
2021-02-09 15:25:32 -07:00
tangxifan
304b26c97f
[Arch] Add example architectures for superLUT circuit model
2021-02-09 15:11:12 -07:00
Nachiket Kapre
71c76df063
default to ns for time unit -- synopsys dc whines
2021-02-09 17:08:38 -05:00
Nachiket Kapre
6bb2e29f17
default to ns for time unit -- synopsys dc whines
2021-02-09 17:04:52 -05:00
Nachiket Kapre
87c69460df
what is going on
2021-02-09 11:33:08 -05:00
Nachiket Kapre
cc74c6268a
trying fix chan width
2021-02-09 11:28:19 -05:00
Nachiket Kapre
95fe4d7dae
adding dff synth
2021-02-09 10:34:54 -05:00
Nachiket Kapre
b14b5f975d
adding sweep for W
2021-02-09 08:48:25 -05:00
Nachiket Kapre
d7967da328
bugfix in alt
2021-02-08 23:04:00 -05:00
Nachiket Kapre
485708423c
no need for dff*, but need tap_buf4
2021-02-08 23:00:13 -05:00
Nachiket Kapre
cf154d8bb9
no need for dff*, but need tap_buf4
2021-02-08 22:29:55 -05:00
Nachiket Kapre
e14c0bf0c4
no need for dff*, but need tap_buf4
2021-02-08 22:28:42 -05:00
Nachiket Kapre
45437fbc46
no need for dff*, but need tap_buf4
2021-02-08 22:27:57 -05:00
Nachiket Kapre
853bf8af43
typos fixed;
2021-02-08 22:03:14 -05:00
Nachiket Kapre
d040ba569c
merge for consideration;
2021-02-08 21:29:34 -05:00
Nachiket Kapre
94f858fcde
merge for consideration;
2021-02-08 21:27:01 -05:00
Nachiket Kapre
0c6d27cf7e
merge for consideration;
2021-02-08 21:26:48 -05:00
Nachiket Kapre
b4185f7e8c
Merge branch 'master' of github.com:lnis-uofu/OpenFPGA
2021-02-08 21:11:30 -05:00
Nachiket Kapre
2344cdcabc
merge
2021-02-08 21:11:28 -05:00
tangxifan
1ce94040da
Merge pull request #221 from lnis-uofu/flow_dev
...
[Flow] Support multi-user environment for running task
2021-02-08 12:43:57 -07:00
tangxifan
80a4872ba0
Merge pull request #222 from lnis-uofu/gg_cleanup
...
[Flow] ACE is optional during flow script, only runs when power estimation is on
2021-02-08 10:08:47 -07:00
Ganesh Gore
ede5f8ed58
[Flow] Support multi-user enviroment for running task
2021-02-07 22:11:04 -07:00
AurelienAlacchi
00fc3d7622
Merge pull request #217 from lnis-uofu/dev
...
Synchronize the out-of-date XML syntax 'disable_in_pack' with VPR upstream
2021-02-05 09:53:28 -07:00
ganeshgore
ee14c15e58
Merge pull request #212 from lnis-uofu/soft_adder_lut_support
...
Support overloading LUT bitstream from attributes in .eblif file format
2021-02-04 21:55:02 -07:00
tangxifan
8853370c60
[Script, Benchmark, Test] Now use circuit format in openfpga shell script to specify eblif file
2021-02-04 20:20:10 -07:00
tangxifan
dc09c47411
[Arch] Remove packable from architecture files and replace with disable_packing
2021-02-04 18:03:56 -07:00
tangxifan
224bf6c686
Merge branch 'master' into dev
2021-02-04 17:21:15 -07:00
tangxifan
66bc370c4d
[Arch] Use disable_packing in architecture library
2021-02-04 16:29:03 -07:00
tangxifan
a4c266d59a
[Arch] Add pack patterns for soft adders; Still fail in packing
2021-02-03 19:11:15 -07:00
Ganesh Gore
6cdc31f073
[Flow] ACE is optional duign flow script
2021-02-03 19:07:48 -07:00
tangxifan
cac1160bf7
[Arch] Patch QLSOFA architecture to support carry chain pattern; Still buggy for VPR packer; Looking for a solution
2021-02-03 11:20:56 -07:00
Ganesh Gore
df4a397470
[Cleanup] Removed deadcode
2021-02-03 10:35:14 -07:00
tangxifan
4c825b27b3
[Benchmark] Change to use adder lut4 to be consistent with architecture
2021-02-03 09:37:48 -07:00
tangxifan
31441c0b64
[Test] Deploy adder_8 to soft adder test
2021-02-03 09:26:38 -07:00
tangxifan
05d63567d0
[Benchmark] Use latest adder eblif file
2021-02-03 09:21:38 -07:00
Lalit Sharma
ebe66dea35
Bumping up latest yosys changes related to adder tech mapping
2021-02-03 14:30:06 +05:30
tangxifan
2c06960e4f
[Benchmark] Add subckt definition to micro benchmark and2.eblif
2021-02-02 15:51:16 -07:00
tangxifan
021520783b
[Arch] Add dummy timing info to adder_lut4 and carry_follower model
2021-02-02 15:49:43 -07:00
tangxifan
dc320182b0
[Benchmark] Bug fix in the and2 eblif to cooperate with the architecture models
2021-02-02 15:04:43 -07:00
tangxifan
8e36ed1ab6
[Test] Update task configuration to use and2 eblif
2021-02-02 15:01:15 -07:00
tangxifan
62803dc044
[Benchmark] Add eblif example for and2 benchmark
2021-02-02 14:59:31 -07:00
tangxifan
5e2847bc41
[Test] Update test case to use eblif file
2021-02-02 09:33:41 -07:00
tangxifan
39e6f62d91
[Benchmark] Use eblif in naming the adder_8 micro benchmark
2021-02-02 09:32:42 -07:00
tangxifan
d3397f6936
[Script] Remove activity from bitstream setting example script
2021-02-02 09:25:36 -07:00
tangxifan
9ff5e7926b
[Test] Update test case to use the adder benchmark
2021-02-02 09:24:39 -07:00
tangxifan
7f14dfbe87
[Script] Add example script to use bitstream setting
2021-02-02 09:18:08 -07:00
tangxifan
04594cb7ab
[Test] Adapt bitstream annotatin file to parser's requirement
2021-02-01 17:38:36 -07:00
tangxifan
280c9620aa
[Test] Add an example bitstream annotation file
2021-02-01 16:01:21 -07:00
tangxifan
a6354fab7c
[Arch] Decide to move external bitstream definition to a separated XML file
2021-02-01 15:57:44 -07:00
tangxifan
df88e2adc0
[Arch] Add an example definition of external bitstream to openfpga arch with soft adder
2021-02-01 14:26:11 -07:00
tangxifan
10302752a7
[Arch] Bug fix in architecture. Now soft adder modes are accepted
2021-02-01 13:43:39 -07:00
tangxifan
d8927e12e8
[Arch] Add soft adder operating mode to test architecture
2021-02-01 12:25:37 -07:00
tangxifan
7f0f7a1c70
[Benchmark] Add micro benchmark 8-bit adder synthesized by Quicklogic script
2021-02-01 12:05:04 -07:00
tangxifan
b215b868c1
[HDL] Bug fix in HDL netlist due to port name mismatching
2021-02-01 11:35:25 -07:00
tangxifan
e4abe263c3
[Arch] Bug fix
2021-02-01 11:29:27 -07:00
tangxifan
fb05e1a938
[Arch] bug fix due to using openfpga cell library
2021-02-01 11:27:21 -07:00
tangxifan
940dce469a
[Test] Bug fix for test case configuration
2021-02-01 11:19:47 -07:00
tangxifan
a80acfb547
[Test] Add new test case to CI script
2021-02-01 11:16:12 -07:00
tangxifan
af630dab1e
[Test] Add soft adder test case. This is placeholder. Test arch will be elaborated
2021-02-01 10:53:38 -07:00
tangxifan
9cce411eda
[Test] Add adder test cases
2021-02-01 10:42:24 -07:00
tangxifan
0eb949b85a
[Arch] Now use the MUX2 cell from openfpga cell library for the QLSOFA
2021-02-01 10:34:32 -07:00
tangxifan
e0e2506e32
[HDL] Remove redundant comments
2021-02-01 10:33:08 -07:00
tangxifan
39543f7945
[HDL] Add carry mux2 to cell library
2021-02-01 10:23:46 -07:00
tangxifan
6ede799c16
[Arch] Add openfpga architecture for the QLSOFA
2021-02-01 10:15:35 -07:00
tangxifan
df05911d24
Merge branch 'master' into soft_adder_lut_support
2021-02-01 10:02:05 -07:00
tangxifan
9bbf214456
[Arch] Update the caravel architecture
2021-01-29 17:00:17 -07:00
tangxifan
a70725b4be
Merge branch 'master' into dev
2021-01-29 11:41:40 -07:00
tangxifan
8b74947737
[Script] Now multi-clock openfpga shell script no longer needs activity file
2021-01-29 11:40:33 -07:00
AurelienAlacchi
3f5cc59c0a
Microbenchmarks of Single-Port RAM and Associated Example Architecture Files as well as Test Cases ( #200 )
...
* Add required files for LUTRAM integration and testing
* Add task for lutram
* Repair format (tab and space mismatched)
* Add disclaimer in architecture file
Co-authored-by: Aur??Lien ALACCHI <u1235811@lnissrv4.eng.utah.edu>
2021-01-29 10:19:05 -07:00
Ganesh Gore
0b82b6439b
[Regression] Upgraded runtime enviroment to python3.8
2021-01-26 16:40:45 -07:00
tangxifan
af0646260c
[Test] Bug fix in pin constraints
2021-01-19 17:44:05 -07:00
tangxifan
186f2f1968
[Test] Use pin constraint in multi-clock test case
2021-01-19 17:42:40 -07:00
tangxifan
3fdd5ae8b3
[Script] Use pin constraints in template script
2021-01-19 17:42:25 -07:00
tangxifan
e17a5cbbf2
[Test] Rename to pin constraint to comply with libpcf requirement
2021-01-19 15:52:51 -07:00
tangxifan
ab25e1af5f
[Test] Add example XML for net mapping between benchmark to FPGA
2021-01-19 09:29:21 -07:00
tangxifan
ea9d6bfe91
[Flow] Update the design constraint file to follow bug fix in parser
2021-01-17 10:41:01 -07:00
tangxifan
dd74f05a31
[Test] Add repack constraints to tests
2021-01-17 10:35:36 -07:00
tangxifan
12e0efd03e
[Script] Add an example openfpga script to use repack design constraints
2021-01-17 10:33:56 -07:00
tangxifan
d0e05b3575
[Lib] Now use pb_type in design constraints instead of physical tiles
2021-01-16 21:35:43 -07:00
tangxifan
8578c1ecac
[Flow] Rename the design contraint file syntax
2021-01-16 15:35:13 -07:00
tangxifan
9154cfdeec
[Flow] Add comments for the design constraint file
2021-01-16 15:34:01 -07:00
tangxifan
6ab0f71896
[Test] Add an example of repack pin constraints file
2021-01-16 14:38:39 -07:00
tangxifan
89f9d24d32
[Flow] Update simulation settings for multiple clock to allow unique clock port name
2021-01-15 10:35:43 -07:00
tangxifan
dbed04b53b
[Flow] Reduce the number of clock cycles to simulation in example sim setting XML for a light test run in CI
2021-01-14 15:42:21 -07:00
tangxifan
3b5394b45f
[Test] Now use dedicated simulation settings for the 4-clock architecture
2021-01-14 15:40:16 -07:00
tangxifan
923f3a3401
[Flow] Add an example simulation settings for a 4-clock FPGA fabric
2021-01-13 17:29:39 -07:00
tangxifan
9a906e787b
[Benchmark] Add post-yosys .v file for counter 4-bit with dual clock
2021-01-13 15:43:31 -07:00
tangxifan
314e458632
[Test] Update task configuration to use post-yosys .v file in verification
2021-01-13 15:42:45 -07:00
tangxifan
c5a2027f36
[Flow] Use implicit port mapping to avoid renaming problem between yosys and VPR
2021-01-13 15:41:48 -07:00
tangxifan
7af6d7f07d
[Benchmark] change the pin sequence of counter4bit_2clock to be easy for testbench generation
2021-01-13 15:38:44 -07:00
tangxifan
91f12071d5
[Test] Use counter4bit in the multi-clock test
2021-01-13 13:34:59 -07:00
tangxifan
ccf3e037ff
[Benchmark] Change multi-clock counter from 8-bit to 4-bit
2021-01-13 13:31:06 -07:00
tangxifan
250adb01cf
[Test] Update test case to use blif_vpr flow with detailed explaination on the choice
2021-01-13 13:18:31 -07:00
tangxifan
99e2a068fb
[Test] Add a test case for multi-clock
2021-01-12 18:06:25 -07:00
tangxifan
2f1aceda67
[Doc] Update documentation about architecture naming rules
2021-01-12 18:01:24 -07:00
tangxifan
9fa49c401c
[Arch] Add openfpga architecture which uses 4 global clocks
2021-01-12 18:00:22 -07:00
tangxifan
16b4e89326
[Doc] Update documentation for VPR architectures
2021-01-12 17:57:40 -07:00
tangxifan
7ccdff4543
[Arch] Add an architecture using 4 clocks
2021-01-12 17:55:57 -07:00
tangxifan
3790f2c26a
[Benchmark] Add 2-clock micro benchmark
2021-01-12 17:48:52 -07:00
tangxifan
a0b9f2b40d
Merge pull request #170 from lnis-uofu/dev
...
Extended Support on Defining Global Ports from Physical Tile Ports
2021-01-11 10:02:31 -07:00
tangxifan
e58e1e86c2
[Test] Update test case to use new shell script
2021-01-10 11:09:10 -07:00
tangxifan
18d2a8ce19
[Flow] Add new script for fixed device layout using global tile clock
2021-01-10 11:08:02 -07:00
tangxifan
aaf582acc5
[Arch] Bug fix
2021-01-10 11:05:57 -07:00
tangxifan
1c68e43acf
[Test] Add new test case for registerable I/O architecture
2021-01-10 11:00:21 -07:00
tangxifan
f21d22f691
[Doc] Update README for new architectures
2021-01-10 10:54:59 -07:00
tangxifan
dfb3e32147
[Arch] Add openfpga archiecture for registerable I/O
2021-01-10 10:54:41 -07:00
tangxifan
853e7b1a40
[Arch] Add vpr architecture where I/O can be either combinational or registered
2021-01-10 10:54:09 -07:00
tangxifan
43418cd76b
[Test] Deploy pipeplined and2 to test cases
2021-01-10 10:28:22 -07:00
tangxifan
6521aa2e7a
[Benchmark] Bug fix in pipelined and2 benchmark
2021-01-10 10:27:59 -07:00
tangxifan
4412bbd084
[Benchmark] Add a micro benchmark to test pipelined architecture
2021-01-10 10:21:30 -07:00
tangxifan
0b74575606
[Arch] Update arch using global reset tile port
2021-01-09 18:04:55 -07:00
tangxifan
7b24da267a
[Arch] Remove port size XML syntax
2021-01-09 16:30:46 -07:00
tangxifan
9f12b25a24
[Arch] Add port size to global port defined thru tile annotation
2021-01-09 16:23:28 -07:00
tangxifan
0f5f0a3527
[Arch] Add x,y coordinates to global port definition
2021-01-09 15:50:09 -07:00
tangxifan
a14a56772a
[Arch] Introduce new XML syntax for global port in tile annotation
2021-01-09 15:48:42 -07:00
Lalit Sharma
8a5741b1ae
Bumping yosys submodule with the latest changes done in yosys repo related to OpenFPGA flow
2021-01-08 07:08:24 -08:00
tangxifan
a813c9016b
[Arch] Patch the port name in openfpga arch to avoid conflicts with OpenFPGA's reserved words
2021-01-04 17:39:13 -07:00
tangxifan
06af30ef10
[Test] Add test case for the SCFF usage in configuration chain
2021-01-04 17:30:19 -07:00
tangxifan
709ee1b842
[HDL] Update dff netlist for SCFF used in configuration chain
2021-01-04 17:17:35 -07:00
tangxifan
c97a92d628
[Arch] Patch openfpga architecture for ccff circuit model port requirement
2021-01-04 17:15:50 -07:00
tangxifan
294ad97d38
[Arch] Add openfpga architecture example using the configure-enable scan-chain flip-flop
2021-01-04 14:56:49 -07:00
tangxifan
722a9bcf63
[HDL] Add scan-chain DFF cell with configuration enable signal
2021-01-04 14:31:26 -07:00
Lalit Sharma
2484721a45
Updating write_verilog_testbench by removing option explicit_port_mapping
2020-12-22 22:17:50 -08:00
Lalit Sharma
3c9e4919b4
Updating variable name in ys to call BLIF output file.
2020-12-18 03:18:46 -08:00
Lalit Sharma
1f994319fd
Adding this testcase to CI script. Also adding an option in ys script for synthesis to use openfpga compliant FF
2020-12-16 04:19:56 -08:00
Lalit Sharma
891e2f8aa3
Adding arch xml from SOFA repo. Also updating the script with its file location
2020-12-16 04:14:18 -08:00
Lalit Sharma
0ee3efb306
Adding a testcase to run yosys quicklogic flow
2020-12-10 02:41:43 -08:00
tangxifan
6b50bbf986
Merge pull request #134 from lnis-uofu/ganesh_dev
...
Support Delay Customization in OpenFPGA Task Configuration File
2020-12-08 15:32:48 -07:00
tangxifan
6001da3a40
[Arch] Bug fix in tileable I/O arch example
2020-12-04 17:56:54 -07:00
tangxifan
1d0bdcfeca
[Arch] Simplify the grid layout modeling
2020-12-04 17:38:44 -07:00
tangxifan
1c3f625e41
[Arch] Force empty tiles at corners for tileable I/O arch example
2020-12-04 17:11:06 -07:00
tangxifan
0cb8457e21
[Test] Add test case for tileable I/O
2020-12-04 16:02:47 -07:00
tangxifan
186eb0f0a4
[Arch] Add tileable I/O architecture example
2020-12-04 15:59:39 -07:00
ganeshgore
289d9d2169
[Bugfix] Honors yosys_tmpl parameter in flow script
2020-12-03 12:24:24 -07:00
tangxifan
412fb5bb31
[Arch] Bug fix due to valid default value parser
2020-12-02 17:51:50 -07:00
tangxifan
179b0ce304
[Test] Use formal verification method to reduce the runtime of iverilog simulation for global tile
2020-11-30 18:11:47 -07:00
tangxifan
c7604ab94f
[Arch] Bug fix due to prog_reset port name conflicting with reserved words of OpenFPGA
2020-11-30 18:02:00 -07:00
tangxifan
ff53d2c375
[HDL] Add new Scan-chain DFF cell
2020-11-30 17:54:10 -07:00
tangxifan
ad703ad85b
[HDL] Add new gpio cell with protection circuitry
2020-11-30 17:52:39 -07:00
tangxifan
27a480b5f8
[Test] arch name fix in the test case
2020-11-30 17:45:54 -07:00
tangxifan
7a0a3398d4
[Arch] Add new architecture to test global reset ports defined thru tile ports
2020-11-30 17:43:41 -07:00
tangxifan
a1d3b439d3
[Test] Add a new test case to define a global reset port from a global tile port
2020-11-30 17:19:12 -07:00
tangxifan
a60bd4d14a
[Arch] Bug fix in nature fracturable architecture
2020-11-25 22:48:26 -07:00
ganeshgore
7db030018c
[Bug] Fixed variable file location
2020-11-25 22:44:40 -07:00
tangxifan
b8559249dc
[Test] Bug fix in task configuration file
2020-11-25 22:23:27 -07:00
tangxifan
26e4db56ad
[Test] Add new test case for the native fracturable LUT4
2020-11-25 22:21:23 -07:00
tangxifan
17070c6405
[Doc] Update README in openfpga arch directory for native fracturable LUT design
2020-11-25 22:19:20 -07:00
tangxifan
f6a667de58
[Arch] Add openfpga architecture using native fracturable LUT
2020-11-25 22:18:03 -07:00
tangxifan
eda671592e
[Doc] Update README about new keyword about fracturable LUT
2020-11-25 22:12:56 -07:00
tangxifan
0f841aa6d1
[Arch] Add an example architecture using native fracturable LUT
2020-11-25 22:11:14 -07:00
ganeshgore
59bd7d0f18
[Flow] Changed substitute to safe_sustitute option
2020-11-25 22:09:36 -07:00
ganeshgore
fefba0db59
Merge remote-tracking branch 'lnis_origin/master' into ganesh_dev
2020-11-25 17:29:53 -07:00
ganeshgore
1d993296d8
[Flow] Example of using test variable in task conf
2020-11-25 17:25:12 -07:00
ganeshgore
1554f583b7
[Flow] Now support explicit variable file for task
2020-11-25 17:22:41 -07:00
tangxifan
fd80cacaa3
[Flow] Add example script for behaviorial verilog generation
2020-11-22 21:14:10 -07:00
tangxifan
617f7e3062
[Flow] disable signal initialization for behavioral verilog generation
2020-11-22 21:13:22 -07:00
tangxifan
5eb04e6fff
[HDL] Correct bugs in MUX2 standard cell where iverilog has problems in deposit initial signals
2020-11-22 20:53:32 -07:00
tangxifan
655da9f3d0
[Flow] Rename OpenFPGA shell script folder name to consistent with naming convention
2020-11-22 16:37:19 -07:00
tangxifan
348872f8a4
[Flow] Adapt OpenFPGA shell script for the preprocessing flag option changes
2020-11-22 16:12:28 -07:00
tangxifan
845436fa71
[Test] Add sequential benchmark for global tile clock test case
2020-11-17 14:34:54 -07:00
tangxifan
91b0dbbaa2
[Script] Add example openfpga shell run script when using global tile clocks
2020-11-17 14:33:12 -07:00
tangxifan
485258a9ea
[Test] Add test case for global clock from tiles
2020-11-10 19:24:25 -07:00
tangxifan
f29916921a
[Arch] Add openfpga arch for using global clocks from tiles
2020-11-10 19:20:08 -07:00
tangxifan
a6531d9e8d
[Arch] Add k4 arch using global clock from tile port (with zero fc)
2020-11-10 19:17:34 -07:00
tangxifan
75ce4b5e25
[Arch] Fine tune example arch
2020-11-10 14:38:47 -07:00
tangxifan
d127304760
[Arch] Update sample arch using local clock from physical tile ports
2020-11-10 14:31:58 -07:00
tangxifan
4ca2a129c2
[Arch] Add an sample architecture where global clock port is defined from tile ports
2020-11-10 11:47:03 -07:00
tangxifan
70734abc35
[Arch] Remove QN from stdcell arch
2020-11-06 11:20:13 -07:00
tangxifan
1a79a55646
[HDL] Add DFF cell with reset but only 1 output
2020-11-06 11:19:19 -07:00
tangxifan
2aab8bf910
[Arch] Use single-output DFF for a standard cell FPGA
2020-11-06 10:26:39 -07:00
tangxifan
7d46b35296
[HDL] Add single-output DFF HDL
2020-11-06 10:18:37 -07:00
Laboratory for Nano Integrated Systems (LNIS)
55f7a2c187
Merge pull request #116 from LNIS-Projects/dev
...
Extended I/O Support for SoC I/O interface
2020-11-04 21:55:37 -07:00
tangxifan
bce8233019
[Arch] Bug fix in caravel arch
2020-11-04 20:58:58 -07:00
tangxifan
6b48ee7f0b
[Test] Add new test for caravel io support
2020-11-04 20:58:40 -07:00
tangxifan
c85edb4738
[Arch] Bug fix for embedded io arch
2020-11-04 20:52:47 -07:00
tangxifan
a6c7bb2c48
[Arch] Update OpenFPGA arch for new syntax on I/O
2020-11-04 20:24:02 -07:00
tangxifan
dd86f7f464
[Arch] Path architecture for caravel i/o interface
2020-11-04 17:16:21 -07:00
tangxifan
c074e88dcd
[HDL] Add embedded I/O HDL for Caravel SoC interface
2020-11-04 17:09:59 -07:00
tangxifan
aebf7453d0
[Arch] Add architecture files with compatible I/O capacity with caravel SoC
2020-11-04 16:57:00 -07:00
tangxifan
61376a2979
[Test] Add test cases for various tile organization
2020-11-04 16:32:52 -07:00
tangxifan
cf455df555
[Arch] Add architecture for bottom-right and top-left tile organization
2020-11-04 16:24:36 -07:00
tangxifan
46ca406f10
[Arch] Add a new vpr architecture with new tile organization
2020-11-04 16:20:01 -07:00
tangxifan
049ca14461
[Doc] Add new naming rules for vpr architecture files
2020-11-04 16:17:56 -07:00
Laboratory for Nano Integrated Systems (LNIS)
5d41cc6d23
Merge pull request #114 from LNIS-Projects/dev
...
Support I/O interfaces for Embedded FPGAs
2020-11-02 21:10:52 -07:00
tangxifan
c036c87d6d
[HDL] Bug fix in the GP output pad
2020-11-02 18:37:53 -07:00
tangxifan
3b49e6d090
[Arch] Patch embedded IO architecture by forcing only 1 pad per block
2020-11-02 15:39:31 -07:00
tangxifan
c512644a09
[Arch] Patch embedded I/O example architecture
2020-11-02 15:16:19 -07:00
tangxifan
7e9e0ec9d4
[HDL] Bug fix in I/O HDL code
2020-11-02 15:15:45 -07:00
tangxifan
2f237a6240
[HDL] Add HDL codes for embedded I/Os
2020-11-02 14:01:27 -07:00
tangxifan
55b77ac6cb
[Arch] Bug fixed in embedded FPGA architecture
2020-11-02 13:57:15 -07:00
tangxifan
a7e7fa2005
[Arch] Update arch with true embedded I/O definition
2020-11-02 13:29:40 -07:00
tangxifan
65ca53ac98
[Test] Update test case with the new arch name
2020-11-02 13:16:42 -07:00
tangxifan
8c8190047f
[Arch] Rename architecture files for embedded I/Os
2020-11-02 13:15:19 -07:00
tangxifan
bc00dee858
[Test] Add test case for embedded I/O
2020-11-02 12:28:25 -07:00
tangxifan
f86f43d287
[Arch] Add openfpga architecture file for constrained pin equivalence
2020-11-02 12:27:40 -07:00
tangxifan
795b30f76b
[Arch] Add VPR architecture with partial pin equivalence
2020-11-02 11:54:25 -07:00
tangxifan
032cbfb8b2
Merge pull request #113 from LNIS-Projects/dev
...
Multi-region support on Frame-based Configuration Protocol
2020-10-31 10:37:38 -06:00
tangxifan
4c14428400
[Test] Add test case for fast configuration support on multi-region frame-based configuration protocol
2020-10-30 10:50:00 -06:00
tangxifan
ca7d43275d
[Test] Add test case for multi_region configuration frame
2020-10-30 10:48:29 -06:00
tangxifan
29da368742
[Arch] Add architecture example for multi-region frame-based architecture using both set/reset for configurable memories
2020-10-30 10:46:47 -06:00
tangxifan
b701bd2640
[Arch] Add multi-region architecture example for frame-based protocol
2020-10-30 10:45:14 -06:00
Laboratory for Nano Integrated Systems (LNIS)
cd0d3dd798
Merge pull request #112 from LNIS-Projects/dev
...
Multi-region Memory Bank Configuration Protocol Support
2020-10-29 18:39:44 -06:00
tangxifan
1d930d1b5d
[Architecture] Add missing arch files and bug fix
2020-10-29 18:08:26 -06:00
tangxifan
153b265a6d
[Architecture] Add openfpga architecture using multiple memory banks whose memory cell has both reset and set
2020-10-29 16:32:05 -06:00
tangxifan
241ebf054a
[Test] Add a test case for validating fast configuration techniques on multi-region memory banks
2020-10-29 16:29:46 -06:00
tangxifan
ff386001c4
[Test] Add openfpga task for multi-region memory banks
2020-10-29 13:56:32 -06:00
tangxifan
7534474423
[Arch] Add architecture for multiple-region memory banks
2020-10-29 13:54:51 -06:00
Laboratory for Nano Integrated Systems (LNIS)
d984547258
Merge pull request #108 from LNIS-Projects/dev
...
Add test cases for constant inputs of routing multiplexers
2020-10-14 22:33:14 -06:00
tangxifan
179ae355d0
[Test] Do not run icarus verification for non const input test case. Icarus cannot handle the comb. loops
2020-10-13 12:02:26 -06:00
tangxifan
97c3bf7ea0
[Test] Add a test case for non-constant input multiplexers
2020-10-13 11:58:17 -06:00
tangxifan
c5bcd93408
[Architecture] Add the example architecture where std cell-based multiplexers do not have a constant input
2020-10-13 11:57:21 -06:00
tangxifan
99b1e68d92
[Architecture] Add architecture using GND as constant inputs for multiplexers
2020-10-13 11:39:27 -06:00
tangxifan
570b494df7
[Test] Add test case for using GND signal as constant input for routing multiplexers
2020-10-13 11:38:54 -06:00
Laboratory for Nano Integrated Systems (LNIS)
16128f0905
Merge pull request #107 from LNIS-Projects/dev
...
Enable Customized Fabric Netlist Location in Verilog Testbench Generation
2020-10-12 13:47:40 -06:00
tangxifan
dc68c52d0a
[Test] Now use a light architecture to speed up the test case runtime
2020-10-12 12:53:34 -06:00
tangxifan
e59377a3ec
[Flow] bug fix in the sample script for fabric netlist customization
2020-10-12 12:52:01 -06:00
tangxifan
8941e38613
[Test] Enable verification in the new test case
2020-10-12 12:50:08 -06:00
tangxifan
9e1fd300dc
[Test] Add test case for customized location of fabric netlists
2020-10-12 12:47:58 -06:00
tangxifan
e510e79c12
[Flow] Add openfpga shell example script to use fabric netlist option
2020-10-12 12:42:43 -06:00
Laboratory for Nano Integrated Systems (LNIS)
8493345b52
Merge pull request #105 from LNIS-Projects/dev
...
Misc Update: Analysis SDC renaming and Addition of test case for fracturable LUT switch by AND gates
2020-10-10 21:43:02 -06:00
tangxifan
82e7b159ce
[Regression test] Add test case for fracturable LUT using AND gate to switch modes
2020-10-10 20:26:41 -06:00
tangxifan
d0014878d5
[Architecture] Add an openfpga architecture using and gate to control fracturable LUT modes
2020-10-10 20:24:57 -06:00
tangxifan
521accdc88
Merge pull request #104 from lukefahr/disp_fix
...
FLOW: fixed display flag
2020-10-07 09:54:06 -06:00
tangxifan
7b12c28e4f
Merge pull request #102 from lukefahr/blif_bug
...
Fixed blif formatting bug
2020-10-06 20:05:02 -06:00
Andrew Lukefahr
33bbe0ec48
FLOW: fixed display flag
2020-10-06 20:52:28 -04:00
Andrew Lukefahr
d68427e47b
Fixed blif formatting bug
2020-10-06 20:46:50 -04:00
Andrew Lukefahr
2d92a1f1af
Edits to enable basic run_fpga_flow.py
2020-10-02 10:18:10 -04:00
tangxifan
d4d02ab16a
[Regression Test] Move fabric key tests to basic tests
2020-09-29 14:22:23 -06:00
tangxifan
ff6570df9d
[Regression Test] Bug fix for fabric key test cases using multiple regions and deploy tests to CI
2020-09-29 14:19:40 -06:00
tangxifan
4f00d310d3
[Architecture] Add example fabric key using multiple regions
2020-09-29 14:14:50 -06:00
tangxifan
02ea639959
[Regression Test] Add test for fabric key based on multiple region
2020-09-29 14:13:38 -06:00
tangxifan
a0d1d68402
[Regression Test] Add regression tests for smart fast configuration chain using multiple regions
2020-09-29 13:53:41 -06:00
tangxifan
d5c7411399
[Architecture] Add more architecture to test fast configuration support on the multi-region configuration chain
2020-09-29 13:50:31 -06:00
tangxifan
5be5835b71
[Regression Test] Add multiple region configuration chain test case
2020-09-29 13:48:39 -06:00
tangxifan
23449dc5c3
[Architecture] Add multiple region configuration chain architecture
2020-09-29 13:46:40 -06:00
tangxifan
e09e5fa6c6
[Architecture] Update fabric key for region syntax
2020-09-27 20:40:37 -06:00
tangxifan
ffd926d686
[Architecture] Update external bitstream
2020-09-25 21:30:59 -06:00
tangxifan
dcbd6a0614
[Architecture] Add lib name to TGATE to test compatibility
2020-09-25 21:08:12 -06:00
tangxifan
019208ec0f
[Architecture] Reorganize the cell netlists and update architecture files accordingly
2020-09-25 11:55:28 -06:00
tangxifan
20d6b2bf84
[Architecture] Remove out-of-date Verilog testbench
2020-09-24 21:14:13 -06:00
tangxifan
00bf775971
[Architecture] Bug fix for adder renaming
2020-09-24 20:54:18 -06:00
tangxifan
0a53a719bd
[Architecture] Bug fix due to adder renaming
2020-09-24 20:42:24 -06:00
tangxifan
e4bfa2ef51
[Architecture] Update external bitstream file
2020-09-24 20:16:50 -06:00
tangxifan
bd0f0144a0
[Architecture] Rename AIB architecture for the new cell naming
2020-09-24 20:14:16 -06:00
tangxifan
8edfc79f53
[Architecture] Rename AIB cell
2020-09-24 20:11:21 -06:00
tangxifan
4ada793c84
[Architecture] Adapt openfpga architecture to follow the renamed adder cell
2020-09-24 20:09:29 -06:00
tangxifan
53187044e6
[Architecture] Rename adder cell
2020-09-24 20:07:57 -06:00
tangxifan
4a0a448171
[Architecture] Rename openfpga architecture for the I/O cell
2020-09-24 19:56:01 -06:00
tangxifan
e0f9547f5b
[Architecture] Rework the i/o cell Verilog HDL
2020-09-24 19:53:54 -06:00