This website requires JavaScript.
Explore
Help
Sign In
riscv
/
OpenFPGA
mirror of
https://github.com/lnis-uofu/OpenFPGA.git
Watch
1
Star
0
Fork
You've already forked OpenFPGA
0
Code
Issues
Projects
Releases
Wiki
Activity
[Test] Move tests to a test group
Browse Source
...
This commit is contained in:
tangxifan
2021-02-28 12:23:35 -07:00
parent
9cb1ca42fe
commit
ff29cc3dff
3 changed files
with
0 additions
and
0 deletions
Show all changes
Ignore whitespace when comparing lines
Ignore changes in amount of whitespace
Ignore changes in whitespace at EOL
Show Stats
Download Patch File
Download Diff File
Expand all files
Collapse all files
0
openfpga_flow/tasks/fpga_verilog/behavioral_verilog/config/task.conf → openfpga_flow/tasks/fpga_verilog/verilog_netlist_formats/behavioral_verilog/config/task.conf
Unescape
Escape
View File
0
openfpga_flow/tasks/fpga_verilog/implicit_verilog/config/task.conf → openfpga_flow/tasks/fpga_verilog/verilog_netlist_formats/implicit_verilog/config/task.conf
Unescape
Escape
View File
0
openfpga_flow/tasks/fpga_verilog/synthesizable_verilog/config/task.conf → openfpga_flow/tasks/fpga_verilog/verilog_netlist_formats/synthesizable_verilog/config/task.conf
Unescape
Escape
View File
Write
Preview
Loading…
Cancel
Save
Reference in New Issue
Repository
riscv/OpenFPGA
Title
Body
Create Issue