riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[core] fixed a bug where unexpected OPINs are added as internal drivers

This commit is contained in:
tangxifan 2024-06-25 12:07:19 -07:00
parent 2cbb04b90d
commit fbece49047
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
openfpga/src/annotation/append_clock_rr_graph.cpp
View File

@ -626,9 +626,9 @@ static std::vector<RRNodeId> find_clock_opin2track_node(
grid_sides[0] = {RIGHT, BOTTOM};
grid_coords[1] = vtr::Point<int>(sb_coord.x() + 1, sb_coord.y() + 1);
grid_sides[1] = {LEFT, BOTTOM};
grid_coords[2] = vtr::Point<int>(sb_coord.x() + 1, sb_coord.y());
grid_coords[2] = vtr::Point<int>(sb_coord.x(), sb_coord.y());
grid_sides[2] = {RIGHT, TOP};
grid_coords[3] = vtr::Point<int>(sb_coord.x(), sb_coord.y());
grid_coords[3] = vtr::Point<int>(sb_coord.x() + 1, sb_coord.y());
grid_sides[3] = {LEFT, TOP};
for (size_t igrid = 0; igrid < 4; igrid++) {
vtr::Point<int> grid_coord = grid_coords[igrid];