riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

start debugging tileable rr_graph generator

This commit is contained in:
tangxifan 2020-03-06 17:02:22 -07:00
parent 5be118d695
commit f54f46483b
2 changed files with 6 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
vpr/src/base/vpr_api.cpp
View File

@ -829,6 +829,11 @@ void vpr_create_rr_graph(t_vpr_setup& vpr_setup, const t_arch& arch, int chan_wi
graph_type = GRAPH_GLOBAL; graph_type = GRAPH_GLOBAL;
} else { } else {
graph_type = (det_routing_arch->directionality == BI_DIRECTIONAL ? GRAPH_BIDIR : GRAPH_UNIDIR); graph_type = (det_routing_arch->directionality == BI_DIRECTIONAL ? GRAPH_BIDIR : GRAPH_UNIDIR);
/* Branch on tileable routing */
if ( (UNI_DIRECTIONAL == det_routing_arch->directionality)
&& (true == arch.tileable) ) {
graph_type = GRAPH_UNIDIR_TILEABLE;
}
} }
int warnings = 0; int warnings = 0;

1
vpr/src/route/rr_graph.cpp
View File

@ -1504,6 +1504,7 @@ void free_rr_graph() {
/* Xifan Tang - Clear the rr_graph object */ /* Xifan Tang - Clear the rr_graph object */
device_ctx.rr_graph.clear(); device_ctx.rr_graph.clear();
device_ctx.rr_node_track_ids.clear();
} }
static void build_rr_sinks_sources(const int i, static void build_rr_sinks_sources(const int i,