riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Merge pull request #208 from lnis-uofu/bump_yosys 

Bumping up yosys submodule as an option (-verilog) is added to write …
This commit is contained in:
tangxifan 2021-02-01 10:07:25 -07:00 committed by GitHub
parent 186a0cadfb 0f287fb539
commit f51aaae4a2
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
yosys

@ -1 +1 @@
Subproject commit e6ff764e4976a22ce855a4a58c42be8f74f3a8c6
Subproject commit 77570b6e0f97f1923ebafd51ebfc9d9224a2f4cf