riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

fix rr_graph on thru routing channel support

This commit is contained in:
tangxifan 2020-08-19 17:28:25 -06:00
parent f0bc6f83f1
commit f3ca1c0973
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
vpr/src/tileable_rr_graph/tileable_rr_graph_node_builder.cpp
View File

@ -840,7 +840,7 @@ void load_chanx_rr_nodes_basic_info(RRGraph& rr_graph,
* track0 ----->+-----------------------------+----> track0
* | |
*/
if (true == is_chanx_exist(grids, chanx_coord)) {
if (true == is_chanx_exist(grids, chanx_coord, through_channel)) {
/* Rotate the chanx_details by an offset of ix - 1, the distance to the most left channel */
/* For INC_DIRECTION, we use clockwise rotation
* node_id A ----> -----> node_id D
@ -951,7 +951,7 @@ void load_chany_rr_nodes_basic_info(RRGraph& rr_graph,
* | |
* we should rotate only once at the bottom side of a grid
*/
if (true == is_chany_exist(grids, chany_coord)) {
if (true == is_chany_exist(grids, chany_coord, through_channel)) {
/* Rotate the chany_details by an offset of 1*/
/* For INC_DIRECTION, we use clockwise rotation
* node_id A ----> -----> node_id D