riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[code] format

This commit is contained in:
tangxifan 2023-01-31 12:52:59 -08:00
parent f00acf1e62
commit f25dc461dc
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
openfpga/src/utils/lut_utils.cpp
View File

@ -451,8 +451,8 @@ std::vector<bool> build_frac_lut_bitstream(
std::vector<bool> lut_bitstream(lut_mux_graph.num_inputs(), std::vector<bool> lut_bitstream(lut_mux_graph.num_inputs(),
default_sram_bit_value); default_sram_bit_value);
for (std::pair<const t_pb_graph_pin*, AtomNetlist::TruthTable> for (std::pair<const t_pb_graph_pin*, AtomNetlist::TruthTable> element :
element : truth_tables) { truth_tables) {
/* Find the corresponding circuit model output port and assoicated /* Find the corresponding circuit model output port and assoicated
* lut_output_mask */ * lut_output_mask */
CircuitPortId lut_model_output_port = CircuitPortId lut_model_output_port =