riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[core] code format

This commit is contained in:
tangxifan 2024-08-02 17:48:47 -07:00
parent 82cf7bbb8c
commit eeaa3373c6
4 changed files with 28 additions and 26 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
openfpga/src/annotation/append_clock_rr_graph.cpp
View File

@ -548,7 +548,8 @@ static void add_rr_graph_block_clock_edges(
size_t curr_edge_count = edge_count; size_t curr_edge_count = edge_count;
for (RRNodeId des_node : find_clock_track2track_node( for (RRNodeId des_node : find_clock_track2track_node(
rr_graph_view, clk_ntwk, clk_rr_lookup, chan_type, rr_graph_view, clk_ntwk, clk_rr_lookup, chan_type,
chan_coord, itree, ilvl, ClockTreePinId(ipin), node_dir, verbose)) { chan_coord, itree, ilvl, ClockTreePinId(ipin), node_dir,
verbose)) {
/* Create edges */ /* Create edges */
VTR_ASSERT(rr_graph_view.valid_node(des_node)); VTR_ASSERT(rr_graph_view.valid_node(des_node));
rr_graph_builder.create_edge( rr_graph_builder.create_edge(
@ -606,7 +607,8 @@ static void try_find_and_add_clock_opin2track_node(
RRNodeId opin_node = rr_graph_view.node_lookup().find_node( RRNodeId opin_node = rr_graph_view.node_lookup().find_node(
layer, grid_coord.x(), grid_coord.y(), OPIN, grid_pin_idx, pin_side); layer, grid_coord.x(), grid_coord.y(), OPIN, grid_pin_idx, pin_side);
if (rr_graph_view.valid_node(opin_node)) { if (rr_graph_view.valid_node(opin_node)) {
VTR_LOGV(verbose, "Connected OPIN '%s' to clock network\n", tap_pin_name.c_str()); VTR_LOGV(verbose, "Connected OPIN '%s' to clock network\n",
tap_pin_name.c_str());
opin_nodes.push_back(opin_node); opin_nodes.push_back(opin_node);
} }
} }
@ -704,9 +706,9 @@ static int add_rr_graph_opin2clk_edges(
vtr::Point<int> des_coord = clk_ntwk.spine_start_point(des_spine); vtr::Point<int> des_coord = clk_ntwk.spine_start_point(des_spine);
Direction des_spine_direction = clk_ntwk.spine_direction(des_spine); Direction des_spine_direction = clk_ntwk.spine_direction(des_spine);
ClockLevelId des_spine_level = clk_ntwk.spine_level(des_spine); ClockLevelId des_spine_level = clk_ntwk.spine_level(des_spine);
RRNodeId des_node = RRNodeId des_node = clk_rr_lookup.find_node(
clk_rr_lookup.find_node(des_coord.x(), des_coord.y(), clk_tree, des_coord.x(), des_coord.y(), clk_tree, des_spine_level, ipin,
des_spine_level, ipin, des_spine_direction, verbose); des_spine_direction, verbose);
/* Walk through each qualified OPIN, build edges */ /* Walk through each qualified OPIN, build edges */
vtr::Point<int> src_coord = vtr::Point<int> src_coord =
clk_ntwk.spine_switch_point(ispine, switch_point_id); clk_ntwk.spine_switch_point(ispine, switch_point_id);

30
openfpga/src/annotation/route_clock_rr_graph.cpp
View File

@ -108,12 +108,12 @@ static int route_clock_spine_switch_point(
Direction des_spine_direction = clk_ntwk.spine_direction(des_spine); Direction des_spine_direction = clk_ntwk.spine_direction(des_spine);
ClockLevelId src_spine_level = clk_ntwk.spine_level(ispine); ClockLevelId src_spine_level = clk_ntwk.spine_level(ispine);
ClockLevelId des_spine_level = clk_ntwk.spine_level(des_spine); ClockLevelId des_spine_level = clk_ntwk.spine_level(des_spine);
RRNodeId src_node = RRNodeId src_node = clk_rr_lookup.find_node(src_coord.x(), src_coord.y(),
clk_rr_lookup.find_node(src_coord.x(), src_coord.y(), clk_tree, clk_tree, src_spine_level, ipin,
src_spine_level, ipin, src_spine_direction, verbose); src_spine_direction, verbose);
RRNodeId des_node = RRNodeId des_node = clk_rr_lookup.find_node(des_coord.x(), des_coord.y(),
clk_rr_lookup.find_node(des_coord.x(), des_coord.y(), clk_tree, clk_tree, des_spine_level, ipin,
des_spine_level, ipin, des_spine_direction, verbose); des_spine_direction, verbose);
VTR_ASSERT(rr_graph.valid_node(src_node)); VTR_ASSERT(rr_graph.valid_node(src_node));
VTR_ASSERT(rr_graph.valid_node(des_node)); VTR_ASSERT(rr_graph.valid_node(des_node));
/* Internal drivers may appear at the switch point. Check if there are /* Internal drivers may appear at the switch point. Check if there are
@ -200,9 +200,9 @@ static int route_spine_taps(
vtr::Point<int> src_coord = spine_coords[icoord]; vtr::Point<int> src_coord = spine_coords[icoord];
Direction src_spine_direction = clk_ntwk.spine_direction(ispine); Direction src_spine_direction = clk_ntwk.spine_direction(ispine);
ClockLevelId src_spine_level = clk_ntwk.spine_level(ispine); ClockLevelId src_spine_level = clk_ntwk.spine_level(ispine);
RRNodeId src_node = RRNodeId src_node = clk_rr_lookup.find_node(
clk_rr_lookup.find_node(src_coord.x(), src_coord.y(), clk_tree, src_coord.x(), src_coord.y(), clk_tree, src_spine_level, ipin,
src_spine_level, ipin, src_spine_direction, verbose); src_spine_direction, verbose);
for (RREdgeId edge : rr_graph.edge_range(src_node)) { for (RREdgeId edge : rr_graph.edge_range(src_node)) {
RRNodeId des_node = rr_graph.edge_sink_node(edge); RRNodeId des_node = rr_graph.edge_sink_node(edge);
if (rr_graph.node_type(des_node) == IPIN) { if (rr_graph.node_type(des_node) == IPIN) {
@ -389,12 +389,12 @@ static int rec_expand_and_route_clock_spine(
Direction des_spine_direction = clk_ntwk.spine_direction(curr_spine); Direction des_spine_direction = clk_ntwk.spine_direction(curr_spine);
ClockLevelId src_spine_level = clk_ntwk.spine_level(curr_spine); ClockLevelId src_spine_level = clk_ntwk.spine_level(curr_spine);
ClockLevelId des_spine_level = clk_ntwk.spine_level(curr_spine); ClockLevelId des_spine_level = clk_ntwk.spine_level(curr_spine);
RRNodeId src_node = RRNodeId src_node = clk_rr_lookup.find_node(
clk_rr_lookup.find_node(src_coord.x(), src_coord.y(), clk_tree, src_coord.x(), src_coord.y(), clk_tree, src_spine_level, curr_pin,
src_spine_level, curr_pin, src_spine_direction, verbose); src_spine_direction, verbose);
RRNodeId des_node = RRNodeId des_node = clk_rr_lookup.find_node(
clk_rr_lookup.find_node(des_coord.x(), des_coord.y(), clk_tree, des_coord.x(), des_coord.y(), clk_tree, des_spine_level, curr_pin,
des_spine_level, curr_pin, des_spine_direction, verbose); des_spine_direction, verbose);
VTR_ASSERT(rr_graph.valid_node(src_node)); VTR_ASSERT(rr_graph.valid_node(src_node));
VTR_ASSERT(rr_graph.valid_node(des_node)); VTR_ASSERT(rr_graph.valid_node(des_node));
VTR_LOGV(verbose, VTR_LOGV(verbose,

6
openfpga/src/fabric/build_top_module_child_tile_instance.cpp
View File

@ -1247,9 +1247,9 @@ static int build_top_module_global_net_from_tile_clock_arch_tree(
Direction entry_dir = clk_ntwk.spine_direction(spine); Direction entry_dir = clk_ntwk.spine_direction(spine);
t_rr_type entry_track_type = clk_ntwk.spine_track_type(spine); t_rr_type entry_track_type = clk_ntwk.spine_track_type(spine);
/* Find the routing resource node of the entry point */ /* Find the routing resource node of the entry point */
RRNodeId entry_rr_node = RRNodeId entry_rr_node = rr_clock_lookup.find_node(
rr_clock_lookup.find_node(entry_point.x(), entry_point.y(), clk_tree, entry_point.x(), entry_point.y(), clk_tree, clk_ntwk.spine_level(spine),
clk_ntwk.spine_level(spine), pin, entry_dir, false); pin, entry_dir, false);
/* Get the tile module and instance at the entry point */ /* Get the tile module and instance at the entry point */
const RRGSB& rr_gsb = device_rr_gsb.get_gsb_by_cb_coordinate( const RRGSB& rr_gsb = device_rr_gsb.get_gsb_by_cb_coordinate(

6
openfpga/src/fabric/build_top_module_connection.cpp
View File

@ -1282,9 +1282,9 @@ static int build_top_module_global_net_from_clock_arch_tree(
Direction entry_dir = clk_ntwk.spine_direction(spine); Direction entry_dir = clk_ntwk.spine_direction(spine);
t_rr_type entry_track_type = clk_ntwk.spine_track_type(spine); t_rr_type entry_track_type = clk_ntwk.spine_track_type(spine);
/* Find the routing resource node of the entry point */ /* Find the routing resource node of the entry point */
RRNodeId entry_rr_node = RRNodeId entry_rr_node = rr_clock_lookup.find_node(
rr_clock_lookup.find_node(entry_point.x(), entry_point.y(), clk_tree, entry_point.x(), entry_point.y(), clk_tree, clk_ntwk.spine_level(spine),
clk_ntwk.spine_level(spine), pin, entry_dir, false); pin, entry_dir, false);
/* Get the connection block module and instance at the entry point */ /* Get the connection block module and instance at the entry point */
vtr::Point<size_t> entry_cb_coord(entry_point.x(), entry_point.y()); vtr::Point<size_t> entry_cb_coord(entry_point.x(), entry_point.y());