riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Updating yosys submodule to mainstream yosys

This commit is contained in:
Lalit Sharma 2021-03-22 21:40:48 -07:00
parent 0cfea2f73c
commit ea1ad4feb6
2 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
.gitmodules vendored
View File

@ -1,4 +1,4 @@
[submodule "yosys"]
path = yosys
url = https://github.com/QuickLogic-Corp/yosys.git
branch = quicklogic-rebased
url = https://github.com/SymbiFlow/yosys.git
branch = master+wip

2
yosys

@ -1 +1 @@
Subproject commit f44a4f90867b49837da048f9055fdcd8a13c335b
Subproject commit 40d9e120fa7f5343fb25da8e42e230e96d32a735