[test] update golden outputs
This commit is contained in:
parent
deee75f828
commit
e72d71fe28
openfpga_flow/tasks/basic_tests/no_time_stamp/dump_waveform/golden_outputs_no_time_stamp
|
@ -47,7 +47,7 @@ module and2_top_formal_verification_random_tb;
|
||||||
initial begin
|
initial begin
|
||||||
clk[0] <= 1'b0;
|
clk[0] <= 1'b0;
|
||||||
while(1) begin
|
while(1) begin
|
||||||
#0.4628907144
|
#0.4880859554
|
||||||
clk[0] <= !clk[0];
|
clk[0] <= !clk[0];
|
||||||
end
|
end
|
||||||
end
|
end
|
||||||
|
@ -106,7 +106,7 @@ initial begin
|
||||||
$timeformat(-9, 2, "ns", 20);
|
$timeformat(-9, 2, "ns", 20);
|
||||||
$display("Simulation start");
|
$display("Simulation start");
|
||||||
// ----- Can be changed by the user for his/her need -------
|
// ----- Can be changed by the user for his/her need -------
|
||||||
#6.480470181
|
#6.833203316
|
||||||
if(nb_error == 0) begin
|
if(nb_error == 0) begin
|
||||||
$display("Simulation Succeed");
|
$display("Simulation Succeed");
|
||||||
end else begin
|
end else begin
|
||||||
|
|
|
@ -9,14 +9,14 @@
|
||||||
##################################################
|
##################################################
|
||||||
# Create clock
|
# Create clock
|
||||||
##################################################
|
##################################################
|
||||||
create_clock clk[0] -period 9.25781396e-10 -waveform {0 4.62890698e-10}
|
create_clock clk[0] -period 9.761719211e-10 -waveform {0 4.880859605e-10}
|
||||||
|
|
||||||
##################################################
|
##################################################
|
||||||
# Create input and output delays for used I/Os
|
# Create input and output delays for used I/Os
|
||||||
##################################################
|
##################################################
|
||||||
set_input_delay -clock clk[0] -max 9.25781396e-10 gfpga_pad_GPIO_PAD[11]
|
set_input_delay -clock clk[0] -max 9.761719211e-10 gfpga_pad_GPIO_PAD[11]
|
||||||
set_input_delay -clock clk[0] -max 9.25781396e-10 gfpga_pad_GPIO_PAD[14]
|
set_input_delay -clock clk[0] -max 9.761719211e-10 gfpga_pad_GPIO_PAD[14]
|
||||||
set_output_delay -clock clk[0] -max 9.25781396e-10 gfpga_pad_GPIO_PAD[1]
|
set_output_delay -clock clk[0] -max 9.761719211e-10 gfpga_pad_GPIO_PAD[1]
|
||||||
|
|
||||||
##################################################
|
##################################################
|
||||||
# Disable timing for unused I/Os
|
# Disable timing for unused I/Os
|
||||||
|
|
|
@ -14,7 +14,7 @@ set_units -time s
|
||||||
##################################################
|
##################################################
|
||||||
# Create clock
|
# Create clock
|
||||||
##################################################
|
##################################################
|
||||||
create_clock -name clk[0] -period 9.25781396e-10 -waveform {0 4.62890698e-10} [get_ports {clk[0]}]
|
create_clock -name clk[0] -period 9.761719211e-10 -waveform {0 4.880859605e-10} [get_ports {clk[0]}]
|
||||||
##################################################
|
##################################################
|
||||||
# Create programmable clock
|
# Create programmable clock
|
||||||
##################################################
|
##################################################
|
||||||
|
|
Loading…
Reference in New Issue