riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Typo fixing

This commit is contained in:
AurelienUoU 2019-09-30 10:38:02 -06:00
parent 74f7a3cfb2
commit e2867019e1
1 changed files with 19 additions and 19 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
docs/source/arch_lang/interconnect.rst
View File

@ -1,12 +1,12 @@
Interconnection extensions Interconnection extensions
========================== ==========================
This section will introduce extensions on the architecture description file about existing interconnection description. This section introduces extensions on the architecture description file about existing interconnection description.
Directlist Directlist
---------- ----------
The original direct connections in the directlist section is doccumented here_. Its description is given below: The original direct connections in the directlist section are documented here_. Its description is given below:
.. _here: http://docs.verilogtorouting.org/en/latest/arch/reference/?highlight=directlist#direct-inter-block-connections .. _here: http://docs.verilogtorouting.org/en/latest/arch/reference/?highlight=directlist#direct-inter-block-connections
@ -61,7 +61,7 @@ Our extension include three more options:
Example Example
------- -------
For this example, we will study a scan-chain implementation.The description could be: For this example, we will study a scan-chain implementation. The description could be:
.. code-block:: xml .. code-block:: xml
@ -78,12 +78,12 @@ For this example, we will study a scan-chain implementation.The description coul
An example of scan-chain implementation An example of scan-chain implementation
In this figure, the red arrows represent the initial direct connection. The green arrows represent the point to point connection to connect all the columns of CLB together. In this figure, the red arrows represent the initial direct connection. The green arrows represent the point to point connection to connect all the columns of CLB.
Truth table Truth table
----------- -----------
A point to point connection can be applied in different ways than showed in the example section. To help the designer implement his own point to point connection, a truth table with our new parameters id provided below. A point to point connection can be applied in different ways than showed in the example section. To help the designer implement his point to point connection, a truth table with our new parameters id provided below.
:numref:`fig_p2p_trtable` provides all possible variable combination and the connection it will generate. :numref:`fig_p2p_trtable` provides all possible variable combination and the connection it will generate.