riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Update pull_request_template.md

This commit is contained in:
tangxifan 2021-04-25 22:11:34 -06:00 committed by GitHub
parent 386dbf8c1a
commit deb9f4a9f7
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 11 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

18
.github/PULL_REQUEST_TEMPLATE/pull_request_template.md vendored
View File

@ -4,17 +4,21 @@
> ### Describe the technical details
> #### What is currently done? (Provide issue link if applicable)
> ** Please provide a list of limitations if not specified in any issue **
> - [ ] <technical details about limitation>
> - [ ] <more limitations>
> <!-- Please provide a list of limitations if not specified in any issue -->
> <!-- Below is a template, uncomment upon your needs -->
> <!-- Currently, OpenFPGA has the following limitations: -->
> <!-- - [ ] technical details about limitation -->
> <!-- - [ ] more limitations -->
>
> #### What does this pull request change?
> ** Please provide a list of highlights of your changes. **
> - [ ] <details about the technical highlight>
> - [ ] <more technical highlights>
> <!-- Please provide a list of highlights of your changes. -->
> <!-- Below is a template, uncomment upon your needs -->
> <!-- This PR improves in the following aspects: -->
> <!-- - [ ] details about the technical highlight -->
> <!-- - [ ] <more technical highlights -->
> ### Which part of the code base require a change
> **In general, modification on existing submodules are not acceptable. You should push changes to upstream.**
> <!-- In general, modification on existing submodules are not acceptable. You should push changes to upstream. -->
> - [ ] VPR
> - [ ] Tileable routing architecture generator
> - [ ] OpenFPGA libraries