riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Run tests in parallel

This commit is contained in:
Ashton Snelgrove 2020-12-10 15:49:02 -07:00
parent faec0ea782
commit d77aa19ae1
2 changed files with 20 additions and 14 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

30
.github/workflows/build.yml vendored
View File

@ -138,9 +138,20 @@ jobs:
runs-on: ubuntu-18.04 runs-on: ubuntu-18.04
container: ghcr.io/lnis-uofu/openfpga-buildenv-test container: ghcr.io/lnis-uofu/openfpga-buildenv-test
needs: linux_build needs: linux_build
defaults: strategy:
run: fail-fast: false
shell: bash matrix:
config:
- name: "Basic Regression Tests: GCC-8 (Ubuntu 18.04)"
script: basic_reg_test.sh
- name: "FPGA-Verilog Regression Tests: GCC-8 (Ubuntu 18.04)"
script: fpga_verilog_reg_test.sh
- name: "FPGA-Bitstream Regression Tests: GCC-8 (Ubuntu 18.04)"
script: fpga_bitstream_reg_test.sh
- name: "FPGA-SDC Regression Tests: GCC-8 (Ubuntu 18.04)"
script: fpga_sdc_reg_test.sh
- name: "FPGA-SPICE Regression Tests: GCC-8 (Ubuntu 18.04)"
script: fpga_spice_reg_test.sh
steps: steps:
- name: Checkout OpenFPGA repo - name: Checkout OpenFPGA repo
uses: actions/checkout@v2 uses: actions/checkout@v2
@ -159,13 +170,6 @@ jobs:
chmod +x yosys/yosys-config chmod +x yosys/yosys-config
chmod +x yosys/yosys-filterlib chmod +x yosys/yosys-filterlib
chmod +x yosys/yosys-smtbmc chmod +x yosys/yosys-smtbmc
- name: "Basic Regression Tests: GCC-8 (Ubuntu 18.04)" - name: ${{matrix.config.name}}
run: source .github/workflows/basic_reg_test.sh shell: bash
- name: "FPGA-Verilog Regression Tests: GCC-8 (Ubuntu 18.04)" run: source .github/workflows/${{matrix.config.script}}
run: source .github/workflows/fpga_verilog_reg_test.sh
- name: "FPGA-Bitstream Regression Tests: GCC-8 (Ubuntu 18.04)"
run: source .github/workflows/fpga_bitstream_reg_test.sh
- name: "FPGA-SDC Regression Tests: GCC-8 (Ubuntu 18.04)"
run: source .github/workflows/fpga_sdc_reg_test.sh
- name: "FPGA-SPICE Regression Tests: GCC-8 (Ubuntu 18.04)"
run: source .github/workflows/fpga_spice_reg_test.sh

4
docker/Dockerfile.test
View File

@ -2,4 +2,6 @@ FROM ubuntu:18.04
ENV DEBIAN_FRONTEND=noninteractive ENV DEBIAN_FRONTEND=noninteractive
RUN apt-get update && apt-get install -y \ RUN apt-get update && apt-get install -y \
libc6 libffi6 libgcc1 libreadline7 libstdc++6 libtcl8.6 python3 zlib1g libbz2-1.0 libc6 libffi6 libgcc1 libreadline7 libstdc++6 libtcl8.6 python3 zlib1g libbz2-1.0
RUN apt-get install -y libdatetime-perl iverilog RUN apt-get install -y libdatetime-perl iverilog python3-pip
ADD requirements.txt requirements.txt
RUN python3 -m pip install -r requirements.txt