riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

update docoumentation about the constraints when using tileable rr_graph generator

This commit is contained in:
tangxifan 2020-08-19 18:01:32 -06:00
parent bf08e1841c
commit d6d17675e2
1 changed files with 2 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
docs/source/manual/arch_lang/addon_vpr_syntax.rst
View File

@ -54,6 +54,8 @@ Layout
.. warning:: Currently ``through_channel`` supports only a fixed routing channel width!
.. warning:: You must define custom pin location for the ``height > 1`` or ``width >1`` tiles when using the tileable routing resource graph!!! Otherwise, it will cause undriven pins in your device!!!
A quick example to show tileable routing is enabled and through channels are disabled: