riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[core] fixed a bug on the hierarchy writer

This commit is contained in:
tangxifan 2023-09-17 17:42:25 -07:00
parent 3fd60a165d
commit d5152dc16d
3 changed files with 4 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
openfpga/src/base/openfpga_build_fabric_template.h
View File

@ -285,7 +285,7 @@ int write_fabric_hierarchy_template(const T& openfpga_ctx, const Command& cmd,
/* Write hierarchy to a file */ /* Write hierarchy to a file */
return write_fabric_hierarchy_to_text_file( return write_fabric_hierarchy_to_text_file(
openfpga_ctx.module_graph(), hie_file_name, size_t(depth), openfpga_ctx.module_graph(), openfpga_ctx.module_name_map(), hie_file_name, size_t(depth),
cmd_context.option_enable(cmd, opt_verbose)); cmd_context.option_enable(cmd, opt_verbose));
} }

3
openfpga/src/fabric/fabric_hierarchy_writer.cpp
View File

@ -84,6 +84,7 @@ static int rec_output_module_hierarchy_to_text_file(
* Return 2 if fail when creating files * Return 2 if fail when creating files
***************************************************************************************/ ***************************************************************************************/
int write_fabric_hierarchy_to_text_file(const ModuleManager& module_manager, int write_fabric_hierarchy_to_text_file(const ModuleManager& module_manager,
const ModuleNameMap& module_name_map,
const std::string& fname, const std::string& fname,
const size_t& hie_depth_to_stop, const size_t& hie_depth_to_stop,
const bool& verbose) { const bool& verbose) {
@ -111,7 +112,7 @@ int write_fabric_hierarchy_to_text_file(const ModuleManager& module_manager,
check_file_stream(fname.c_str(), fp); check_file_stream(fname.c_str(), fp);
/* Find top-level module */ /* Find top-level module */
std::string top_module_name = generate_fpga_top_module_name(); std::string top_module_name = module_name_map.name(generate_fpga_top_module_name());
ModuleId top_module = module_manager.find_module(top_module_name); ModuleId top_module = module_manager.find_module(top_module_name);
if (true != module_manager.valid_module_id(top_module)) { if (true != module_manager.valid_module_id(top_module)) {
VTR_LOGV_ERROR(verbose, "Unable to find the top-level module '%s'!\n", VTR_LOGV_ERROR(verbose, "Unable to find the top-level module '%s'!\n",

1
openfpga/src/fabric/fabric_hierarchy_writer.h
View File

@ -15,6 +15,7 @@
namespace openfpga { namespace openfpga {
int write_fabric_hierarchy_to_text_file(const ModuleManager& module_manager, int write_fabric_hierarchy_to_text_file(const ModuleManager& module_manager,
const ModuleNameMap& module_name_map,
const std::string& fname, const std::string& fname,
const size_t& hie_depth_to_stop, const size_t& hie_depth_to_stop,
const bool& verbose); const bool& verbose);