riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Update getting_started.md

This commit is contained in:
tangxifan 2018-08-10 14:17:12 -06:00 committed by GitHub
parent cb15bb5082
commit d3d95ee842
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
getting_started.md
View File

@ -1,8 +1,8 @@
# Getting Started with FPGA-SPICE # Getting Started with FPGA-SPICE
Clone the [FPGA-SPICE git repository:](https://github.com/tangxifan/tangxifan-eda-tools) Clone the [OpenFPGA git repository:](https://github.com/LNIS-Projects/OpenFPGA)
[//todo]: # (change to final repository location) [//todo]: # (change to final repository location)
`git clone https://github.com/tangxifan/tangxifan-eda-tools.git ` `git clone https://github.com/LNIS-Projects/OpenFPGA.git `
There is a submodule in the repository so move to the OpenFPGA directory and clone that too: There is a submodule in the repository so move to the OpenFPGA directory and clone that too:
@ -13,7 +13,7 @@ There is a submodule in the repository so move to the OpenFPGA directory and clo
`git submodule update` `git submodule update`
Go to the `VPR` dirctory and build the tool: Go to the `VPR` dirctory and build the tool:
`cd tangxifan-eda-tools/branches/vpr7_rram/vpr/` `cd ./vpr7_rram/vpr/`
`make ` `make `
VPR requires a minimum of one XML file that specifies the architecture of the FPGA, and one BLIF file that specifies the logic circuit to be put on the FPGA. VPR requires a minimum of one XML file that specifies the architecture of the FPGA, and one BLIF file that specifies the logic circuit to be put on the FPGA.