riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[lib] update vtr

This commit is contained in:
tangxifan 2024-05-20 17:17:10 -07:00
parent a9a5fbee34
commit d3d29a507f
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
vtr-verilog-to-routing

@ -1 +1 @@
Subproject commit c27caa39bf4efd1614857d7c7e60590ac3d5c896
Subproject commit ec85a468b0452ed63c62acb466366368a9ac89e5