riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[Arch] Update sample arch using local clock from physical tile ports

This commit is contained in:
tangxifan 2020-11-10 14:31:58 -07:00
parent 4ca2a129c2
commit d127304760
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
openfpga_flow/openfpga_arch/k4_N4_40nm_local_clock_cc_openfpga.xml
View File

@ -169,7 +169,7 @@
<segment name="L4" circuit_model_name="chan_segment"/>
</routing_segment>
<tile_annotation>
<global_port tile_port="clb.clk" circuit_port="DFFSRQ.clk"/>
<global_port name="clk" tile_port="clb.clk" is_clock="true" default_val="0"/>
</tile_annotation>
<pb_type_annotations>
<!-- physical pb_type binding in complex block IO -->