riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[core] code format

This commit is contained in:
tangxifan 2024-11-13 16:05:34 -08:00
parent 07cbfa612e
commit d121538d5e
3 changed files with 7 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
openfpga/src/fpga_spice/spice_grid.cpp
View File

@ -290,7 +290,8 @@ static void print_spice_physical_tile_netlist(
if (true == is_io_type(phy_block_type)) { if (true == is_io_type(phy_block_type)) {
SideManager side_manager(border_side); SideManager side_manager(border_side);
VTR_LOG("Writing SPICE Netlist '%s' for physical tile '%s' at %s side ...", VTR_LOG("Writing SPICE Netlist '%s' for physical tile '%s' at %s side ...",
spice_fname.c_str(), phy_block_type->name.c_str(), side_manager.c_str()); spice_fname.c_str(), phy_block_type->name.c_str(),
side_manager.c_str());
} else { } else {
VTR_LOG("Writing SPICE Netlist '%s' for physical_tile '%s'...", VTR_LOG("Writing SPICE Netlist '%s' for physical_tile '%s'...",
spice_fname.c_str(), phy_block_type->name.c_str()); spice_fname.c_str(), phy_block_type->name.c_str());

3
openfpga/src/fpga_verilog/verilog_grid.cpp
View File

@ -315,7 +315,8 @@ static void print_verilog_physical_tile_netlist(
SideManager side_manager(border_side); SideManager side_manager(border_side);
VTR_LOG( VTR_LOG(
"Writing Verilog Netlist '%s' for physical tile '%s' at %s side ...", "Writing Verilog Netlist '%s' for physical tile '%s' at %s side ...",
verilog_fpath.c_str(), phy_block_type->name.c_str(), side_manager.c_str()); verilog_fpath.c_str(), phy_block_type->name.c_str(),
side_manager.c_str());
} else { } else {
VTR_LOG("Writing Verilog Netlist '%s' for physical_tile '%s'...", VTR_LOG("Writing Verilog Netlist '%s' for physical_tile '%s'...",
verilog_fpath.c_str(), phy_block_type->name.c_str()); verilog_fpath.c_str(), phy_block_type->name.c_str());

5
openfpga/src/tile_direct/build_tile_direct.cpp
View File

@ -355,8 +355,9 @@ static void report_direct_from_port_and_to_port_mismatch(
"From_port '%s[%lu:%lu] of direct '%s' does not match to_port " "From_port '%s[%lu:%lu] of direct '%s' does not match to_port "
"'%s[%lu:%lu]'!\n", "'%s[%lu:%lu]'!\n",
from_tile_port.get_name().c_str(), from_tile_port.get_lsb(), from_tile_port.get_name().c_str(), from_tile_port.get_lsb(),
from_tile_port.get_msb(), vpr_direct.name.c_str(), to_tile_port.get_name().c_str(), from_tile_port.get_msb(), vpr_direct.name.c_str(),
to_tile_port.get_lsb(), to_tile_port.get_msb()); to_tile_port.get_name().c_str(), to_tile_port.get_lsb(),
to_tile_port.get_msb());
} }
/*************************************************************************************** /***************************************************************************************