riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[Script] Enable fast bitstream generation for VTR benchmarks

This commit is contained in:
tangxifan 2021-03-22 12:54:36 -06:00
parent 4bfd0c0a02
commit d050f1b746
1 changed files with 4 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
openfpga_flow/openfpga_shell_scripts/vtr_benchmark_example_script.openfpga
View File

@ -29,8 +29,10 @@ lut_truth_table_fixup
# Build the module graph
# - Enabled compression on routing architecture modules
# - Enable pin duplication on grid modules
build_fabric --compress_routing #--verbose
# - Enabled frame view creation to save runtime and memory
# Note that this is turned on when bitstream generation
# is the ONLY purpose of the flow!!!
build_fabric --compress_routing --frame_view #--verbose
# Write the fabric hierarchy of module graph to a file
# This is used by hierarchical PnR flows