riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

comment out ace run temorarily

This commit is contained in:
Tarachand Pagarani 2021-02-01 01:53:46 -08:00
parent 249d8ab2d6
commit cf7f33beb9
1 changed files with 7 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

13
openfpga_flow/scripts/run_fpga_flow.py
View File

@ -252,11 +252,12 @@ def main():
if (args.fpga_flow == "yosys_vpr"): if (args.fpga_flow == "yosys_vpr"):
logger.info('Running "yosys_vpr" Flow') logger.info('Running "yosys_vpr" Flow')
run_yosys_with_abc() run_yosys_with_abc()
shutil.copy(args.top_module+'_yosys_out.blif', args.top_module+".blif")
# TODO Make it optional if activity file is provided # TODO Make it optional if activity file is provided
run_ace2() # run_ace2()
run_pro_blif_3arg() #run_pro_blif_3arg()
if args.power: #if args.power:
run_rewrite_verilog() # run_rewrite_verilog()
if (args.fpga_flow == "vpr_blif"): if (args.fpga_flow == "vpr_blif"):
collect_files_for_vpr() collect_files_for_vpr()
# if (args.fpga_flow == "vtr"): # if (args.fpga_flow == "vtr"):
@ -577,7 +578,7 @@ def run_ace2():
raise subprocess.CalledProcessError(0, command) raise subprocess.CalledProcessError(0, command)
except: except:
logger.exception("Failed to run ACE2") logger.exception("Failed to run ACE2")
clean_up_and_exit("") #clean_up_and_exit("")
logger.info("ACE2 output is written in file %s" % filename) logger.info("ACE2 output is written in file %s" % filename)
@ -850,7 +851,7 @@ def run_standard_vpr(bench_blif, fixed_chan_width, logfile, route_only=False):
chan_width = None chan_width = None
try: try:
logger.debug("Running VPR : " + " ".join(command)) logger.info("Running VPR : " + " ".join(command))
with open(logfile, 'w+') as output: with open(logfile, 'w+') as output:
output.write(" ".join(command)+"\n") output.write(" ".join(command)+"\n")
process = subprocess.run(command, process = subprocess.run(command,