riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[engine] debugging

This commit is contained in:
tangxifan 2022-08-16 16:35:08 -07:00
parent 98b1917455
commit ce7204daec
5 changed files with 9 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
openfpga/src/annotation/annotate_rr_graph.cpp
View File

@ -11,7 +11,7 @@
#include "openfpga_side_manager.h"
/* Headers from vpr library */
#include "rr_graph_obj_util.h"
#include "rr_graph_obj_utils.h"
#include "openfpga_rr_graph_utils.h"
#include "annotate_rr_graph.h"

2
openfpga/src/annotation/vpr_routing_annotation.cpp
View File

@ -33,7 +33,7 @@ RRNodeId VprRoutingAnnotation::rr_node_prev_node(const RRNodeId& rr_node) const
/************************************************************************
* Public mutators
***********************************************************************/
void VprRoutingAnnotation::init(const RRGraph& rr_graph) {
void VprRoutingAnnotation::init(const RRGraphView& rr_graph) {
rr_node_nets_.resize(rr_graph.nodes().size(), ClusterNetId::INVALID());
rr_node_prev_nodes_.resize(rr_graph.nodes().size(), RRNodeId::INVALID());
}

6
openfpga/src/annotation/vpr_routing_annotation.h
View File

@ -7,7 +7,9 @@
#include <map>
/* Header from vpr library */
#include "vpr_context.h"
#include "vtr_vector.h"
#include "clustered_netlist_fwd.h"
#include "rr_graph_view.h"
/* Begin namespace openfpga */
namespace openfpga {
@ -28,7 +30,7 @@ class VprRoutingAnnotation {
ClusterNetId rr_node_net(const RRNodeId& rr_node) const;
RRNodeId rr_node_prev_node(const RRNodeId& rr_node) const;
public: /* Public mutators */
void init(const RRGraph& rr_graph);
void init(const RRGraphView& rr_graph);
void set_rr_node_net(const RRNodeId& rr_node,
const ClusterNetId& net_id);
void set_rr_node_prev_node(const RRNodeId& rr_node,

3
openfpga/src/ctag_src.sh
View File

@ -1 +1,2 @@
ctags -R . ../../libopenfpga/*/src/* ../../libs/*/src/* ../../vpr/src/*/*
ctags -R . ../../libopenfpga/*/src/* ../../vtr-verilog-to-routing/libs/*/src/* ../../vtr-verilog-to-routing/libs/*/src/*/* ../../vtr-verilog-to-routing/vpr/src/*/*

2
openfpga/src/repack/lb_rr_graph.h
View File

@ -151,7 +151,7 @@
#include "physical_types.h"
/* Header from vpr library */
#include "lb_rr_graph_types.h"
#include "pack_types.h"
#include "lb_rr_graph_fwd.h"