riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Merge pull request #1724 from lnis-uofu/dependabot/submodules/vtr-verilog-to-routing-6a4f0ca 

Bump vtr-verilog-to-routing from `2ff460a` to `6a4f0ca`
This commit is contained in:
tangxifan 2024-06-24 10:21:36 -07:00 committed by GitHub
parent 4fea194bac 9bdcc27913
commit cd680fd21d
No known key found for this signature in database
GPG Key ID: B5690EEEBB952194
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
vtr-verilog-to-routing

@ -1 +1 @@
Subproject commit 2ff460a2459fcb8b225cd18ab23c4f6fdc528a75
Subproject commit 6a4f0cac3b180bdb78f53f58c9f3f23912858173