riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[test] fixed a bug on pin locations

This commit is contained in:
tangxifan 2024-06-25 12:34:52 -07:00
parent 4640e74e7e
commit c99178f350
1 changed files with 6 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
openfpga_flow/vpr_arch/k4_frac_N4_tileable_fracff_40nm.xml
View File

@ -107,7 +107,12 @@
<fc_override port_name="clk" fc_type="frac" fc_val="0"/> <fc_override port_name="clk" fc_type="frac" fc_val="0"/>
<fc_override port_name="reset" fc_type="frac" fc_val="0"/> <fc_override port_name="reset" fc_type="frac" fc_val="0"/>
</fc> </fc>
<pinlocations pattern="spread"/> <pinlocations pattern="custom">
<loc side="left"></loc>
<loc side="top"></loc>
<loc side="right">clb.reset clb.clk clb.O[4:7] clb.I[6:11]</loc>
<loc side="bottom">clb.O[0:3] clb.I[0:5]</loc>
</pinlocations>
</sub_tile> </sub_tile>
</tile> </tile>
</tiles> </tiles>